
Tucker J. Wright
Examiner (ID: 19181, Phone: (571)270-3234 , Office: P/2891 )
| Most Active Art Unit | 2891 |
| Art Unit(s) | 2896, 2891 |
| Total Applications | 1158 |
| Issued Applications | 878 |
| Pending Applications | 104 |
| Abandoned Applications | 204 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 233137
[patent_doc_number] => 07598564
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-10-06
[patent_title] => 'Non-volatile memory devices and methods of forming non-volatile memory devices'
[patent_app_type] => utility
[patent_app_number] => 11/443449
[patent_app_country] => US
[patent_app_date] => 2006-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 8479
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 502
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/598/07598564.pdf
[firstpage_image] =>[orig_patent_app_number] => 11443449
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/443449 | Non-volatile memory devices and methods of forming non-volatile memory devices | May 30, 2006 | Issued |
Array
(
[id] => 4537704
[patent_doc_number] => 07888706
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-02-15
[patent_title] => 'High-efficiency filler cell with switchable, integrated buffer capacitance for high frequency applications'
[patent_app_type] => utility
[patent_app_number] => 11/444128
[patent_app_country] => US
[patent_app_date] => 2006-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2664
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/888/07888706.pdf
[firstpage_image] =>[orig_patent_app_number] => 11444128
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/444128 | High-efficiency filler cell with switchable, integrated buffer capacitance for high frequency applications | May 30, 2006 | Issued |
Array
(
[id] => 5757392
[patent_doc_number] => 20060208337
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-09-21
[patent_title] => 'Enhancing strained device performance by use of multi narrow section layout'
[patent_app_type] => utility
[patent_app_number] => 11/440613
[patent_app_country] => US
[patent_app_date] => 2006-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3991
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0208/20060208337.pdf
[firstpage_image] =>[orig_patent_app_number] => 11440613
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/440613 | Enhancing strained device performance by use of multi narrow section layout | May 23, 2006 | Issued |
Array
(
[id] => 5889173
[patent_doc_number] => 20060275995
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-07
[patent_title] => 'Semiconductor integrated circuit device and design method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/437699
[patent_app_country] => US
[patent_app_date] => 2006-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9618
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0275/20060275995.pdf
[firstpage_image] =>[orig_patent_app_number] => 11437699
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/437699 | Semiconductor integrated circuit device and design method thereof | May 21, 2006 | Abandoned |
Array
(
[id] => 5043742
[patent_doc_number] => 20070262413
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-15
[patent_title] => 'E-FUSE AND METHOD FOR FABRICATING E-FUSES INTEGRATING POLYSILICON RESISTOR MASKS'
[patent_app_type] => utility
[patent_app_number] => 11/382808
[patent_app_country] => US
[patent_app_date] => 2006-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2838
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0262/20070262413.pdf
[firstpage_image] =>[orig_patent_app_number] => 11382808
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/382808 | E-FUSE AND METHOD FOR FABRICATING E-FUSES INTEGRATING POLYSILICON RESISTOR MASKS | May 10, 2006 | Abandoned |
Array
(
[id] => 4503764
[patent_doc_number] => 07919862
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-05
[patent_title] => 'Reducing resistivity in interconnect structures of integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 11/429879
[patent_app_country] => US
[patent_app_date] => 2006-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 2834
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/919/07919862.pdf
[firstpage_image] =>[orig_patent_app_number] => 11429879
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/429879 | Reducing resistivity in interconnect structures of integrated circuits | May 7, 2006 | Issued |
Array
(
[id] => 233134
[patent_doc_number] => 07598561
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-10-06
[patent_title] => 'NOR flash memory'
[patent_app_type] => utility
[patent_app_number] => 11/381948
[patent_app_country] => US
[patent_app_date] => 2006-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 43
[patent_no_of_words] => 6096
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/598/07598561.pdf
[firstpage_image] =>[orig_patent_app_number] => 11381948
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/381948 | NOR flash memory | May 4, 2006 | Issued |
Array
(
[id] => 5605487
[patent_doc_number] => 20060267003
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-30
[patent_title] => 'Organic thin film transistor (OTFT), its method of fabrication, and flat panel display including OTFT'
[patent_app_type] => utility
[patent_app_number] => 11/417046
[patent_app_country] => US
[patent_app_date] => 2006-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4388
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0267/20060267003.pdf
[firstpage_image] =>[orig_patent_app_number] => 11417046
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/417046 | Organic thin film transistor (OTFT), its method of fabrication, and flat panel display including OTFT | May 3, 2006 | Abandoned |
Array
(
[id] => 5014100
[patent_doc_number] => 20070257308
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-08
[patent_title] => 'Modifying work function in PMOS devices by counter-doping'
[patent_app_type] => utility
[patent_app_number] => 11/416938
[patent_app_country] => US
[patent_app_date] => 2006-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4135
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0257/20070257308.pdf
[firstpage_image] =>[orig_patent_app_number] => 11416938
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/416938 | Modifying work function in PMOS devices by counter-doping | May 2, 2006 | Issued |
Array
(
[id] => 5730297
[patent_doc_number] => 20060255411
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-16
[patent_title] => 'Semiconductor device having MOS transistor and protection diode and method for designing the same'
[patent_app_type] => utility
[patent_app_number] => 11/415228
[patent_app_country] => US
[patent_app_date] => 2006-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7468
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0255/20060255411.pdf
[firstpage_image] =>[orig_patent_app_number] => 11415228
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/415228 | Semiconductor device having MOS transistor and protection diode and method for designing the same | May 1, 2006 | Issued |
Array
(
[id] => 5054426
[patent_doc_number] => 20070057347
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-15
[patent_title] => 'Field-effect transistor and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/415199
[patent_app_country] => US
[patent_app_date] => 2006-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 14119
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0057/20070057347.pdf
[firstpage_image] =>[orig_patent_app_number] => 11415199
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/415199 | Field-effect transistor and method for fabricating the same | May 1, 2006 | Issued |
Array
(
[id] => 5016254
[patent_doc_number] => 20070259463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-08
[patent_title] => 'Wafer-level method for thinning imaging sensors for backside illumination'
[patent_app_type] => utility
[patent_app_number] => 11/416669
[patent_app_country] => US
[patent_app_date] => 2006-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2814
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0259/20070259463.pdf
[firstpage_image] =>[orig_patent_app_number] => 11416669
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/416669 | Wafer-level method for thinning imaging sensors for backside illumination | May 1, 2006 | Abandoned |
Array
(
[id] => 5175108
[patent_doc_number] => 20070176166
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-02
[patent_title] => 'VERTICAL ORGANIC TRANSISTOR AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/308716
[patent_app_country] => US
[patent_app_date] => 2006-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2923
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0176/20070176166.pdf
[firstpage_image] =>[orig_patent_app_number] => 11308716
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/308716 | Vertical organic transistor and method of fabricating the same | Apr 24, 2006 | Issued |
Array
(
[id] => 23700
[patent_doc_number] => 07795146
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-09-14
[patent_title] => 'Etching technique for the fabrication of thin (Al, In, Ga)N layers'
[patent_app_type] => utility
[patent_app_number] => 11/403288
[patent_app_country] => US
[patent_app_date] => 2006-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 5575
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/795/07795146.pdf
[firstpage_image] =>[orig_patent_app_number] => 11403288
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/403288 | Etching technique for the fabrication of thin (Al, In, Ga)N layers | Apr 12, 2006 | Issued |
Array
(
[id] => 5233845
[patent_doc_number] => 20070126000
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-07
[patent_title] => 'Organic light emitting diode (OLED) display panel and method of forming polysilicon channel layer thereof'
[patent_app_type] => utility
[patent_app_number] => 11/395338
[patent_app_country] => US
[patent_app_date] => 2006-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6353
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0126/20070126000.pdf
[firstpage_image] =>[orig_patent_app_number] => 11395338
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/395338 | Organic light emitting diode (OLED) display panel and method of forming polysilicon channel layer thereof | Apr 2, 2006 | Abandoned |
Array
(
[id] => 64969
[patent_doc_number] => 07759746
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-20
[patent_title] => 'Semiconductor device with gate dielectric containing aluminum and mixed rare earth elements'
[patent_app_type] => utility
[patent_app_number] => 11/278399
[patent_app_country] => US
[patent_app_date] => 2006-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 23
[patent_no_of_words] => 15665
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/759/07759746.pdf
[firstpage_image] =>[orig_patent_app_number] => 11278399
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/278399 | Semiconductor device with gate dielectric containing aluminum and mixed rare earth elements | Mar 30, 2006 | Issued |
Array
(
[id] => 5060356
[patent_doc_number] => 20070221993
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-27
[patent_title] => 'Method for making a thermally stable silicide'
[patent_app_type] => utility
[patent_app_number] => 11/389309
[patent_app_country] => US
[patent_app_date] => 2006-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2410
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0221/20070221993.pdf
[firstpage_image] =>[orig_patent_app_number] => 11389309
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/389309 | Method for making a thermally stable silicide | Mar 26, 2006 | Abandoned |
Array
(
[id] => 5750943
[patent_doc_number] => 20060220092
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-05
[patent_title] => 'Titanium oxide extended gate field effect transistor'
[patent_app_type] => utility
[patent_app_number] => 11/384918
[patent_app_country] => US
[patent_app_date] => 2006-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2815
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0220/20060220092.pdf
[firstpage_image] =>[orig_patent_app_number] => 11384918
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/384918 | Titanium oxide extended gate field effect transistor | Mar 19, 2006 | Abandoned |
Array
(
[id] => 5760225
[patent_doc_number] => 20060211170
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-09-21
[patent_title] => 'Semiconductor device and manufacturing method of the same'
[patent_app_type] => utility
[patent_app_number] => 11/376339
[patent_app_country] => US
[patent_app_date] => 2006-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4531
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0211/20060211170.pdf
[firstpage_image] =>[orig_patent_app_number] => 11376339
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/376339 | Semiconductor device and manufacturing method of the same | Mar 15, 2006 | Abandoned |
Array
(
[id] => 5750989
[patent_doc_number] => 20060220138
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-05
[patent_title] => 'ESD protection circuit with scalable current capacity and voltage capacity'
[patent_app_type] => utility
[patent_app_number] => 11/376139
[patent_app_country] => US
[patent_app_date] => 2006-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4532
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0220/20060220138.pdf
[firstpage_image] =>[orig_patent_app_number] => 11376139
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/376139 | ESD protection circuit with scalable current capacity and voltage capacity | Mar 15, 2006 | Abandoned |