Tyrone V. Walker

Array ( [id] => 3841127 [patent_doc_number] => 05712806 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-27 [patent_title] => 'Optimized multiplexer structure for emulation systems' [patent_app_type] => 1 [patent_app_number] => 8/549992 [patent_app_country] => US [patent_app_date] => 1995-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2332 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/712/05712806.pdf [firstpage_image] =>[orig_patent_app_number] => 549992 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3747093 [patent_doc_number] => 05699284 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-16 [patent_title] => 'Thermal design method for structures and optimum numerical calculation devices for such designs' [patent_app_type] => 1 [patent_app_number] => 8/546397 [patent_app_country] => US [patent_app_date] => 1995-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 7011 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/699/05699284.pdf [firstpage_image] =>[orig_patent_app_number] => 546397 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3758657 [patent_doc_number] => 05754827 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-19 [patent_title] => 'Method and apparatus for performing fully visible tracing of an emulation' [patent_app_type] => 1 [patent_app_number] => 8/542946 [patent_app_country] => US [patent_app_date] => 1995-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 4688 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/754/05754827.pdf [firstpage_image] =>[orig_patent_app_number] => 542946 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3894730 [patent_doc_number] => 05799169 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-25 [patent_title] => 'Emulated registers' [patent_app_type] => 1 [patent_app_number] => 8/537496 [patent_app_country] => US [patent_app_date] => 1995-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2931 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/799/05799169.pdf [firstpage_image] =>[orig_patent_app_number] => 537496 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3891287 [patent_doc_number] => 05798937 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-25 [patent_title] => 'Method and apparatus for forming redundant vias between conductive layers of an integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/535427 [patent_app_country] => US [patent_app_date] => 1995-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 16 [patent_no_of_words] => 5125 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/798/05798937.pdf [firstpage_image] =>[orig_patent_app_number] => 535427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3703938 [patent_doc_number] => 05680333 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-21 [patent_title] => 'Predictive simulation of heather fabric appearance' [patent_app_type] => 1 [patent_app_number] => 8/535694 [patent_app_country] => US [patent_app_date] => 1995-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 9786 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/680/05680333.pdf [firstpage_image] =>[orig_patent_app_number] => 535694 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3872423 [patent_doc_number] => 05768562 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-16 [patent_title] => 'Methods for implementing logic in auxiliary components associated with programmable logic array devices' [patent_app_type] => 1 [patent_app_number] => 8/533689 [patent_app_country] => US [patent_app_date] => 1995-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 6139 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/768/05768562.pdf [firstpage_image] =>[orig_patent_app_number] => 533689 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3697144 [patent_doc_number] => 05644499 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-01 [patent_title] => 'Retiming gated-clocks and precharged circuit structures' [patent_app_type] => 1 [patent_app_number] => 8/525815 [patent_app_country] => US [patent_app_date] => 1995-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 6241 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/644/05644499.pdf [firstpage_image] =>[orig_patent_app_number] => 525815 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3889708 [patent_doc_number] => 05729468 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-17 [patent_title] => 'Reducing propagation delays in a programmable device' [patent_app_type] => 1 [patent_app_number] => 8/520441 [patent_app_country] => US [patent_app_date] => 1995-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 11164 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/729/05729468.pdf [firstpage_image] =>[orig_patent_app_number] => 520441 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3838589 [patent_doc_number] => 05790972 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-04 [patent_title] => 'Method and apparatus for cooling the inlet air of gas turbine and internal combustion engine prime movers' [patent_app_type] => 1 [patent_app_number] => 8/519073 [patent_app_country] => US [patent_app_date] => 1995-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3106 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 328 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/790/05790972.pdf [firstpage_image] =>[orig_patent_app_number] => 519073 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3849898 [patent_doc_number] => 05761483 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-02 [patent_title] => 'Optimizing and operating a time multiplexed programmable logic device' [patent_app_type] => 1 [patent_app_number] => 8/516588 [patent_app_country] => US [patent_app_date] => 1995-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 61 [patent_figures_cnt] => 82 [patent_no_of_words] => 25640 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/761/05761483.pdf [firstpage_image] =>[orig_patent_app_number] => 516588 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3784682 [patent_doc_number] => 05734868 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-31 [patent_title] => 'Efficient in-system programming structure and method for non-volatile programmable logic devices' [patent_app_type] => 1 [patent_app_number] => 8/512796 [patent_app_country] => US [patent_app_date] => 1995-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3914 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/734/05734868.pdf [firstpage_image] =>[orig_patent_app_number] => 512796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3783597 [patent_doc_number] => 05774382 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-30 [patent_title] => 'Method for generating a table model of a device' [patent_app_type] => 1 [patent_app_number] => 8/509596 [patent_app_country] => US [patent_app_date] => 1995-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3461 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/774/05774382.pdf [firstpage_image] =>[orig_patent_app_number] => 509596 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3784668 [patent_doc_number] => 05734867 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-31 [patent_title] => 'Method, device, microprocessor and microprocessor memory for instantaneous preemption of packet data' [patent_app_type] => 1 [patent_app_number] => 8/508693 [patent_app_country] => US [patent_app_date] => 1995-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2683 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 258 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/734/05734867.pdf [firstpage_image] =>[orig_patent_app_number] => 508693 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3912263 [patent_doc_number] => 05751596 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-12 [patent_title] => 'Automated system and method for identifying critical timing paths in integrated circuit layouts for use with automated circuit layout system' [patent_app_type] => 1 [patent_app_number] => 8/495194 [patent_app_country] => US [patent_app_date] => 1995-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 4975 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 365 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/751/05751596.pdf [firstpage_image] =>[orig_patent_app_number] => 495194 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3784656 [patent_doc_number] => 05734866 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-31 [patent_title] => 'Set of functions for mapping into cell based integrated circuits with fixed number of inputs' [patent_app_type] => 1 [patent_app_number] => 8/503798 [patent_app_country] => US [patent_app_date] => 1995-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 8 [patent_no_of_words] => 1890 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/734/05734866.pdf [firstpage_image] =>[orig_patent_app_number] => 503798 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3796706 [patent_doc_number] => 05809439 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'Triggering device for a vehicle safety system with an acceleration sensor' [patent_app_type] => 1 [patent_app_number] => 8/501552 [patent_app_country] => US [patent_app_date] => 1995-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 34 [patent_no_of_words] => 3800 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/809/05809439.pdf [firstpage_image] =>[orig_patent_app_number] => 501552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3741921 [patent_doc_number] => 05671399 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-23 [patent_title] => 'Method for hierarchic logic verification of VLSI circuits' [patent_app_type] => 1 [patent_app_number] => 8/498687 [patent_app_country] => US [patent_app_date] => 1995-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3306 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 463 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/671/05671399.pdf [firstpage_image] =>[orig_patent_app_number] => 498687 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3843452 [patent_doc_number] => 05740085 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-14 [patent_title] => 'Data processing apparatus for the modeling of logic circuitry' [patent_app_type] => 1 [patent_app_number] => 8/498289 [patent_app_country] => US [patent_app_date] => 1995-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 5481 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/740/05740085.pdf [firstpage_image] =>[orig_patent_app_number] => 498289 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3518289 [patent_doc_number] => 05587907 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-24 [patent_title] => 'Vehicle suspension apparatus capable of preventing generation of transitional variation in rolling movement' [patent_app_type] => 1 [patent_app_number] => 8/497702 [patent_app_country] => US [patent_app_date] => 1995-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 18 [patent_no_of_words] => 8038 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/587/05587907.pdf [firstpage_image] =>[orig_patent_app_number] => 497702 [rel_patent_id] =>[rel_patent_doc_number] =>)