Array
(
[id] => 3998340
[patent_doc_number] => 05950007
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-07
[patent_title] => 'Method for compiling loops containing prefetch instructions that replaces one or more actual prefetches with one virtual prefetch prior to loop scheduling and unrolling'
[patent_app_type] => 1
[patent_app_number] => 8/675964
[patent_app_country] => US
[patent_app_date] => 1996-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7339
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/950/05950007.pdf
[firstpage_image] =>[orig_patent_app_number] => 675964
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/675964 | Method for compiling loops containing prefetch instructions that replaces one or more actual prefetches with one virtual prefetch prior to loop scheduling and unrolling | Jul 4, 1996 | Issued |
Array
(
[id] => 3914944
[patent_doc_number] => 05944779
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-31
[patent_title] => 'Cluster of workstations for solving compute-intensive applications by exchanging interim computation results using a two phase communication protocol'
[patent_app_type] => 1
[patent_app_number] => 8/675394
[patent_app_country] => US
[patent_app_date] => 1996-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9748
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/944/05944779.pdf
[firstpage_image] =>[orig_patent_app_number] => 675394
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/675394 | Cluster of workstations for solving compute-intensive applications by exchanging interim computation results using a two phase communication protocol | Jul 1, 1996 | Issued |
Array
(
[id] => 4123608
[patent_doc_number] => 06058250
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-02
[patent_title] => 'Bifurcated transaction system in which nonsensitive information is exchanged using a public network connection and sensitive information is exchanged after automatically configuring a private network connection'
[patent_app_type] => 1
[patent_app_number] => 8/667524
[patent_app_country] => US
[patent_app_date] => 1996-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 5576
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/058/06058250.pdf
[firstpage_image] =>[orig_patent_app_number] => 667524
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/667524 | Bifurcated transaction system in which nonsensitive information is exchanged using a public network connection and sensitive information is exchanged after automatically configuring a private network connection | Jun 18, 1996 | Issued |
Array
(
[id] => 3940982
[patent_doc_number] => 05946491
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-31
[patent_title] => 'Register allocation method and apparatus for gernerating spill code as a function of register pressure compared to dual thresholds'
[patent_app_type] => 1
[patent_app_number] => 8/660703
[patent_app_country] => US
[patent_app_date] => 1996-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 9551
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/946/05946491.pdf
[firstpage_image] =>[orig_patent_app_number] => 660703
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/660703 | Register allocation method and apparatus for gernerating spill code as a function of register pressure compared to dual thresholds | Jun 5, 1996 | Issued |
Array
(
[id] => 4250853
[patent_doc_number] => 06118936
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-09-12
[patent_title] => 'Signaling network management system for converting network events into standard form and then correlating the standard form events with topology and maintenance information'
[patent_app_type] => 1
[patent_app_number] => 8/634715
[patent_app_country] => US
[patent_app_date] => 1996-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 28
[patent_no_of_words] => 7947
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/118/06118936.pdf
[firstpage_image] =>[orig_patent_app_number] => 634715
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/634715 | Signaling network management system for converting network events into standard form and then correlating the standard form events with topology and maintenance information | Apr 17, 1996 | Issued |
Array
(
[id] => 4025314
[patent_doc_number] => 06006319
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-12-21
[patent_title] => 'Coprocessor system for accessing shared memory during unused portion of main processor\'s instruction cycle where main processor never waits when accessing shared memory'
[patent_app_type] => 1
[patent_app_number] => 8/605041
[patent_app_country] => US
[patent_app_date] => 1996-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 36
[patent_no_of_words] => 13806
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 330
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/006/06006319.pdf
[firstpage_image] =>[orig_patent_app_number] => 605041
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/605041 | Coprocessor system for accessing shared memory during unused portion of main processor's instruction cycle where main processor never waits when accessing shared memory | Mar 19, 1996 | Issued |
Array
(
[id] => 3897041
[patent_doc_number] => 05805827
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-09-08
[patent_title] => 'Distributed signal processing for data channels maintaining channel bandwidth'
[patent_app_type] => 1
[patent_app_number] => 8/610706
[patent_app_country] => US
[patent_app_date] => 1996-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 21
[patent_no_of_words] => 8978
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/805/05805827.pdf
[firstpage_image] =>[orig_patent_app_number] => 610706
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/610706 | Distributed signal processing for data channels maintaining channel bandwidth | Mar 3, 1996 | Issued |