
Uyen Tran Smet
Examiner (ID: 5351, Phone: (571)272-2267 , Office: P/2824 )
| Most Active Art Unit | 2824 |
| Art Unit(s) | 2824 |
| Total Applications | 772 |
| Issued Applications | 671 |
| Pending Applications | 70 |
| Abandoned Applications | 42 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18455853
[patent_doc_number] => 20230197134
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-22
[patent_title] => MAGNETIC STORAGE DEVICE AND CONTROL METHOD OF MAGNETIC STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/170257
[patent_app_country] => US
[patent_app_date] => 2023-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7781
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18170257
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/170257 | Magnetic storage device and control method of magnetic storage device | Feb 15, 2023 | Issued |
Array
(
[id] => 20851846
[patent_doc_number] => 12688885
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-07-21
[patent_title] => Semiconductor memory device and method of operating the same
[patent_app_type] => utility
[patent_app_number] => 18/102525
[patent_app_country] => US
[patent_app_date] => 2023-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 25
[patent_no_of_words] => 6746
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 285
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18102525
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/102525 | SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATING THE SAME | Jan 26, 2023 | Issued |
Array
(
[id] => 18905749
[patent_doc_number] => 20240021234
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-18
[patent_title] => MEMORY DEVICE PERFORMING REFRESH OPERATION
[patent_app_type] => utility
[patent_app_number] => 18/156126
[patent_app_country] => US
[patent_app_date] => 2023-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6228
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18156126
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/156126 | MEMORY DEVICE PERFORMING REFRESH OPERATION | Jan 17, 2023 | Pending |
Array
(
[id] => 18472731
[patent_doc_number] => 20230207019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-29
[patent_title] => MULTI-LEVEL CELL AND MULTI-SUB-BLOCK PROGRAMMING IN A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/081114
[patent_app_country] => US
[patent_app_date] => 2022-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14734
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18081114
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/081114 | MULTI-LEVEL CELL AND MULTI-SUB-BLOCK PROGRAMMING IN A MEMORY DEVICE | Dec 13, 2022 | Pending |
Array
(
[id] => 19906331
[patent_doc_number] => 12283343
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-22
[patent_title] => IMS memory cell, IMS method and IMS memory device
[patent_app_type] => utility
[patent_app_number] => 18/064303
[patent_app_country] => US
[patent_app_date] => 2022-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 0
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18064303
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/064303 | IMS memory cell, IMS method and IMS memory device | Dec 11, 2022 | Issued |
Array
(
[id] => 18729087
[patent_doc_number] => 20230343382
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => MULTI STAGE CHARGE PUMP CIRCUITS AND SEMICONDUCTOR MEMORY DEVICES INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/078456
[patent_app_country] => US
[patent_app_date] => 2022-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12668
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 320
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18078456
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/078456 | Multi stage charge pump circuits and semiconductor memory devices including the same | Dec 8, 2022 | Issued |
Array
(
[id] => 18926773
[patent_doc_number] => 20240029777
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => MEMORY DEVICE AND REFRESH METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/076932
[patent_app_country] => US
[patent_app_date] => 2022-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14404
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18076932
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/076932 | Memory device and refresh method thereof | Dec 6, 2022 | Issued |
Array
(
[id] => 18258138
[patent_doc_number] => 20230085178
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-16
[patent_title] => MEMORY SUB-SYSTEM SCAN
[patent_app_type] => utility
[patent_app_number] => 17/992035
[patent_app_country] => US
[patent_app_date] => 2022-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9277
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17992035
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/992035 | Memory sub-system scan | Nov 21, 2022 | Issued |
Array
(
[id] => 18363767
[patent_doc_number] => 20230145358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => COPYBACK CLEAR COMMAND FOR PERFORMING A SCAN AND READ IN A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/978890
[patent_app_country] => US
[patent_app_date] => 2022-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11286
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17978890
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/978890 | Copyback clear command for performing a scan and read in a memory device | Oct 31, 2022 | Issued |
Array
(
[id] => 20791568
[patent_doc_number] => 12665489
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-23
[patent_title] => Apparatus and method controlling peak to peak ripple of charge pump output voltage
[patent_app_type] => utility
[patent_app_number] => 17/972858
[patent_app_country] => US
[patent_app_date] => 2022-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 0
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17972858
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/972858 | Apparatus and method controlling peak to peak ripple of charge pump output voltage | Oct 24, 2022 | Issued |
Array
(
[id] => 19314190
[patent_doc_number] => 12040014
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-16
[patent_title] => Configurable resistivity for lines in a memory device
[patent_app_type] => utility
[patent_app_number] => 17/970756
[patent_app_country] => US
[patent_app_date] => 2022-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 14125
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17970756
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/970756 | Configurable resistivity for lines in a memory device | Oct 20, 2022 | Issued |
Array
(
[id] => 18362238
[patent_doc_number] => 20230143829
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-11
[patent_title] => PAGE BUFFER CIRCUIT AND MEMORY DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/965004
[patent_app_country] => US
[patent_app_date] => 2022-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19928
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17965004
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/965004 | Page buffer circuit and memory device including the same | Oct 12, 2022 | Issued |
Array
(
[id] => 19016072
[patent_doc_number] => 11923012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-05
[patent_title] => Semiconductor storage device and controller
[patent_app_type] => utility
[patent_app_number] => 17/962302
[patent_app_country] => US
[patent_app_date] => 2022-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 39
[patent_no_of_words] => 15467
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 611
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17962302
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/962302 | Semiconductor storage device and controller | Oct 6, 2022 | Issued |
Array
(
[id] => 18148536
[patent_doc_number] => 20230022393
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => SEMICONDUCTOR APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/960598
[patent_app_country] => US
[patent_app_date] => 2022-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5922
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17960598
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/960598 | Semiconductor apparatus | Oct 4, 2022 | Issued |
Array
(
[id] => 18149241
[patent_doc_number] => 20230023098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => SEMICONDUCTOR APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/960524
[patent_app_country] => US
[patent_app_date] => 2022-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5941
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17960524
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/960524 | SEMICONDUCTOR APPARATUS | Oct 4, 2022 | Abandoned |
Array
(
[id] => 18455835
[patent_doc_number] => 20230197116
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-22
[patent_title] => STORAGE DEVICE AND STORAGE DEVICE ASSEMBLY USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/958940
[patent_app_country] => US
[patent_app_date] => 2022-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4619
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17958940
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/958940 | Storage device and storage device assembly using the same | Oct 2, 2022 | Issued |
Array
(
[id] => 18320366
[patent_doc_number] => 20230118494
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/954655
[patent_app_country] => US
[patent_app_date] => 2022-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8623
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17954655
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/954655 | Semiconductor memory device | Sep 27, 2022 | Issued |
Array
(
[id] => 19912368
[patent_doc_number] => 12288586
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-29
[patent_title] => Non-volatile memory with sub-planes having individually biasable source lines
[patent_app_type] => utility
[patent_app_number] => 17/952857
[patent_app_country] => US
[patent_app_date] => 2022-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 22
[patent_no_of_words] => 9966
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17952857
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/952857 | Non-volatile memory with sub-planes having individually biasable source lines | Sep 25, 2022 | Issued |
Array
(
[id] => 19414503
[patent_doc_number] => 12080335
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-03
[patent_title] => Signal sampling circuit and semiconductor memory
[patent_app_type] => utility
[patent_app_number] => 17/934185
[patent_app_country] => US
[patent_app_date] => 2022-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 19969
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17934185
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/934185 | Signal sampling circuit and semiconductor memory | Sep 20, 2022 | Issued |
Array
(
[id] => 20119753
[patent_doc_number] => 12369494
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-22
[patent_title] => MRAM top electrode structure with liner layer
[patent_app_type] => utility
[patent_app_number] => 17/932691
[patent_app_country] => US
[patent_app_date] => 2022-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 0
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17932691
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/932691 | MRAM top electrode structure with liner layer | Sep 15, 2022 | Issued |