Valentina Xavier

Array ( [id] => 6383632 [patent_doc_number] => 20100077135 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-25 [patent_title] => 'MEMORY WEAR LEVELING METHOD, SYSTEM AND DEVICE' [patent_app_type] => utility [patent_app_number] => 12/499859 [patent_app_country] => US [patent_app_date] => 2009-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4661 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0077/20100077135.pdf [firstpage_image] =>[orig_patent_app_number] => 12499859 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6140566 [patent_doc_number] => 20110010512 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-13 [patent_title] => 'METHOD FOR CONTROLLING STORAGE SYSTEM HAVING MULTIPLE NON-VOLATILE MEMORY UNITS AND STORAGE SYSTEM USING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/500457 [patent_app_country] => US [patent_app_date] => 2009-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2412 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0010/20110010512.pdf [firstpage_image] =>[orig_patent_app_number] => 12500457 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8378232 [patent_doc_number] => 08261040 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-04 [patent_title] => 'Data storage device and system having improved write speed' [patent_app_type] => utility [patent_app_number] => 12/499984 [patent_app_country] => US [patent_app_date] => 2009-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3731 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12499984 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6140488 [patent_doc_number] => 20110010485 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-13 [patent_title] => 'Flash Memory Control Device' [patent_app_type] => utility [patent_app_number] => 12/499502 [patent_app_country] => US [patent_app_date] => 2009-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 832 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0010/20110010485.pdf [firstpage_image] =>[orig_patent_app_number] => 12499502 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6140485 [patent_doc_number] => 20110010484 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-13 [patent_title] => 'OPTIMIZED PAGE PROGRAMMING ORDER FOR NON-VOLATILE MEMORY' [patent_app_type] => utility [patent_app_number] => 12/499219 [patent_app_country] => US [patent_app_date] => 2009-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7522 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0010/20110010484.pdf [firstpage_image] =>[orig_patent_app_number] => 12499219 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6312455 [patent_doc_number] => 20100070697 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-18 [patent_title] => 'Memory Controller Circuit, Electronic Apparatus Controller Device and Multifunction Apparatus' [patent_app_type] => utility [patent_app_number] => 12/498987 [patent_app_country] => US [patent_app_date] => 2009-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4256 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0070/20100070697.pdf [firstpage_image] =>[orig_patent_app_number] => 12498987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6633410 [patent_doc_number] => 20100325340 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-23 [patent_title] => 'Memory Wear Control' [patent_app_type] => utility [patent_app_number] => 12/489604 [patent_app_country] => US [patent_app_date] => 2009-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4649 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0325/20100325340.pdf [firstpage_image] =>[orig_patent_app_number] => 12489604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6204035 [patent_doc_number] => 20110066821 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-17 [patent_title] => ' DATA HANDLING SYSTEM COMPRISING A REARRANGEMENT NETWORK' [patent_app_type] => utility [patent_app_number] => 12/993847 [patent_app_country] => US [patent_app_date] => 2009-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 11341 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0066/20110066821.pdf [firstpage_image] =>[orig_patent_app_number] => 12993847 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11266538 [patent_doc_number] => 09490848 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-11-08 [patent_title] => 'Data handling system comprising memory banks and data rearrangement' [patent_app_type] => utility [patent_app_number] => 12/994061 [patent_app_country] => US [patent_app_date] => 2009-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 8758 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12994061 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8207959 [patent_doc_number] => 08190828 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-05-29 [patent_title] => 'Embedded processor with dual-port SRAM for programmable logic' [patent_app_type] => utility [patent_app_number] => 12/465525 [patent_app_country] => US [patent_app_date] => 2009-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 27 [patent_no_of_words] => 11166 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/190/08190828.pdf [firstpage_image] =>[orig_patent_app_number] => 12465525 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7982531 [patent_doc_number] => 08074024 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-12-06 [patent_title] => 'Electronic flash memory external storage method and device' [patent_app_type] => utility [patent_app_number] => 12/436636 [patent_app_country] => US [patent_app_date] => 2009-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6443 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/074/08074024.pdf [firstpage_image] =>[orig_patent_app_number] => 12436636 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5981493 [patent_doc_number] => 20110072222 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-24 [patent_title] => 'METHOD FOR SECURE DATA READING AND DATA HANDLING SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/992845 [patent_app_country] => US [patent_app_date] => 2009-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 13909 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0072/20110072222.pdf [firstpage_image] =>[orig_patent_app_number] => 12992845 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 106830 [patent_doc_number] => 07730279 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-01 [patent_title] => 'System for limiting the size of a local storage of a processor' [patent_app_type] => utility [patent_app_number] => 12/429676 [patent_app_country] => US [patent_app_date] => 2009-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 6230 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 304 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/730/07730279.pdf [firstpage_image] =>[orig_patent_app_number] => 12429676 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8786989 [patent_doc_number] => 08433843 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-04-30 [patent_title] => 'Method for protecting sensitive data on a storage device having wear leveling' [patent_app_type] => utility [patent_app_number] => 12/415865 [patent_app_country] => US [patent_app_date] => 2009-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3629 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12415865 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 66389 [patent_doc_number] => 07765370 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-27 [patent_title] => 'Computer system storing data on multiple storage systems' [patent_app_type] => utility [patent_app_number] => 12/412755 [patent_app_country] => US [patent_app_date] => 2009-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 25 [patent_no_of_words] => 15817 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/765/07765370.pdf [firstpage_image] =>[orig_patent_app_number] => 12412755 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8273067 [patent_doc_number] => 08214589 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-03 [patent_title] => 'Data storage system redundancy scheme verification' [patent_app_type] => utility [patent_app_number] => 12/403623 [patent_app_country] => US [patent_app_date] => 2009-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4505 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12403623 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8183038 [patent_doc_number] => 08180991 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-15 [patent_title] => 'Adaptive memory allocation' [patent_app_type] => utility [patent_app_number] => 12/403146 [patent_app_country] => US [patent_app_date] => 2009-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4731 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/180/08180991.pdf [firstpage_image] =>[orig_patent_app_number] => 12403146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7524974 [patent_doc_number] => 08028144 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-09-27 [patent_title] => 'Memory module with reduced access granularity' [patent_app_type] => utility [patent_app_number] => 12/392071 [patent_app_country] => US [patent_app_date] => 2009-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 22 [patent_no_of_words] => 9775 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/028/08028144.pdf [firstpage_image] =>[orig_patent_app_number] => 12392071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5577133 [patent_doc_number] => 20090144495 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-04 [patent_title] => 'USING EXTERNAL MEMORY DEVICES TO IMPROVE SYSTEM PERFORMANCE' [patent_app_type] => utility [patent_app_number] => 12/366112 [patent_app_country] => US [patent_app_date] => 2009-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7782 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0144/20090144495.pdf [firstpage_image] =>[orig_patent_app_number] => 12366112 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4592789 [patent_doc_number] => 07853765 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-12-14 [patent_title] => 'Storage system and data management method' [patent_app_type] => utility [patent_app_number] => 12/292130 [patent_app_country] => US [patent_app_date] => 2008-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 22 [patent_no_of_words] => 8849 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/853/07853765.pdf [firstpage_image] =>[orig_patent_app_number] => 12292130 [rel_patent_id] =>[rel_patent_doc_number] =>)