
Valerie N. Newton
Examiner (ID: 2467, Phone: (571)270-5015 , Office: P/2897 )
| Most Active Art Unit | 2897 |
| Art Unit(s) | 2897, 2829, 2823, 4122 |
| Total Applications | 1018 |
| Issued Applications | 802 |
| Pending Applications | 97 |
| Abandoned Applications | 153 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9515384
[patent_doc_number] => 20140151876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-05
[patent_title] => 'SEMICONDUCTOR PACKAGE AND PROCESS FOR FABRICATING SAME'
[patent_app_type] => utility
[patent_app_number] => 14/174364
[patent_app_country] => US
[patent_app_date] => 2014-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 8640
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14174364
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/174364 | Semiconductor package and process for fabricating same | Feb 5, 2014 | Issued |
Array
(
[id] => 10525725
[patent_doc_number] => 09252247
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-02-02
[patent_title] => 'Apparatus and method for reducing the interface resistance in GaN Heterojunction FETs'
[patent_app_type] => utility
[patent_app_number] => 14/151979
[patent_app_country] => US
[patent_app_date] => 2014-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 5300
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14151979
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/151979 | Apparatus and method for reducing the interface resistance in GaN Heterojunction FETs | Jan 9, 2014 | Issued |
Array
(
[id] => 9534466
[patent_doc_number] => 20140159112
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-12
[patent_title] => 'METHOD FOR FORMING GROUP III/V CONFORMAL LAYERS ON SILICON SUBSTRATES'
[patent_app_type] => utility
[patent_app_number] => 14/100720
[patent_app_country] => US
[patent_app_date] => 2013-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4132
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14100720
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/100720 | METHOD FOR FORMING GROUP III/V CONFORMAL LAYERS ON SILICON SUBSTRATES | Dec 8, 2013 | Abandoned |
Array
(
[id] => 9363245
[patent_doc_number] => 20140073118
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-13
[patent_title] => 'NITRIDE SEMICONDUCTOR'
[patent_app_type] => utility
[patent_app_number] => 14/087855
[patent_app_country] => US
[patent_app_date] => 2013-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 50529
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14087855
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/087855 | NITRIDE SEMICONDUCTOR | Nov 21, 2013 | Abandoned |
Array
(
[id] => 9338988
[patent_doc_number] => 20140065770
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-06
[patent_title] => 'PACKAGE INTERFACE PLATE FOR PACKAGE ISOLATION STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 14/083204
[patent_app_country] => US
[patent_app_date] => 2013-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2691
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14083204
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/083204 | PACKAGE INTERFACE PLATE FOR PACKAGE ISOLATION STRUCTURES | Nov 17, 2013 | Abandoned |
Array
(
[id] => 9266642
[patent_doc_number] => 20140021558
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-23
[patent_title] => 'Dummy Gate for a High Voltage Transistor Device'
[patent_app_type] => utility
[patent_app_number] => 14/036567
[patent_app_country] => US
[patent_app_date] => 2013-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4428
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14036567
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/036567 | Dummy gate for a high voltage transistor device | Sep 24, 2013 | Issued |
Array
(
[id] => 11524427
[patent_doc_number] => 09607836
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-28
[patent_title] => 'Semiconductor device and manufacturing method of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/417902
[patent_app_country] => US
[patent_app_date] => 2013-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4819
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 294
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14417902
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/417902 | Semiconductor device and manufacturing method of semiconductor device | Sep 23, 2013 | Issued |
Array
(
[id] => 9212143
[patent_doc_number] => 20140011320
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-09
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/022392
[patent_app_country] => US
[patent_app_date] => 2013-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 44
[patent_no_of_words] => 34886
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14022392
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/022392 | Semiconductor device and method for manufacturing the same | Sep 9, 2013 | Issued |
Array
(
[id] => 10358847
[patent_doc_number] => 20150243852
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-27
[patent_title] => 'LED chip-on-board component and lighting module'
[patent_app_type] => utility
[patent_app_number] => 14/426393
[patent_app_country] => US
[patent_app_date] => 2013-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8912
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14426393
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/426393 | LED chip-on-board component and lighting module | Sep 8, 2013 | Abandoned |
Array
(
[id] => 10351227
[patent_doc_number] => 20150236232
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-20
[patent_title] => 'LED PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 14/426525
[patent_app_country] => US
[patent_app_date] => 2013-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3896
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14426525
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/426525 | LED PACKAGE | Sep 5, 2013 | Abandoned |
Array
(
[id] => 10333413
[patent_doc_number] => 20150218417
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-06
[patent_title] => 'Curable Silicone Composition And Optical Semiconductor Device'
[patent_app_type] => utility
[patent_app_number] => 14/426524
[patent_app_country] => US
[patent_app_date] => 2013-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 7939
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14426524
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/426524 | Curable silicone composition and optical semiconductor device | Sep 5, 2013 | Issued |
Array
(
[id] => 12314190
[patent_doc_number] => 09941115
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-10
[patent_title] => Method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 13/950957
[patent_app_country] => US
[patent_app_date] => 2013-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 84
[patent_no_of_words] => 24561
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13950957
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/950957 | Method for manufacturing semiconductor device | Jul 24, 2013 | Issued |
Array
(
[id] => 9107731
[patent_doc_number] => 20130280863
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-24
[patent_title] => 'VERTICALLY STACKABLE DIES HAVING CHIP IDENTIFIER STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 13/925010
[patent_app_country] => US
[patent_app_date] => 2013-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8706
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13925010
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/925010 | VERTICALLY STACKABLE DIES HAVING CHIP IDENTIFIER STRUCTURES | Jun 23, 2013 | Abandoned |
Array
(
[id] => 9104730
[patent_doc_number] => 20130277861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-24
[patent_title] => 'VERTICALLY STACKABLE DIES HAVING CHIP IDENTIFIER STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 13/924952
[patent_app_country] => US
[patent_app_date] => 2013-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8748
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13924952
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/924952 | VERTICALLY STACKABLE DIES HAVING CHIP IDENTIFIER STRUCTURES | Jun 23, 2013 | Abandoned |
Array
(
[id] => 11891254
[patent_doc_number] => 09761824
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-12
[patent_title] => 'Multilayer light-emitting electrochemical cell device structures'
[patent_app_type] => utility
[patent_app_number] => 14/402042
[patent_app_country] => US
[patent_app_date] => 2013-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 8890
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14402042
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/402042 | Multilayer light-emitting electrochemical cell device structures | May 19, 2013 | Issued |
Array
(
[id] => 9827776
[patent_doc_number] => 08937004
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-20
[patent_title] => 'Apparatus and method for controllably implanting workpieces'
[patent_app_type] => utility
[patent_app_number] => 13/866315
[patent_app_country] => US
[patent_app_date] => 2013-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 32
[patent_no_of_words] => 7359
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13866315
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/866315 | Apparatus and method for controllably implanting workpieces | Apr 18, 2013 | Issued |
Array
(
[id] => 10010809
[patent_doc_number] => 09054340
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-09
[patent_title] => 'Flexible display device and manufacturing method of the same'
[patent_app_type] => utility
[patent_app_number] => 13/834464
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4748
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13834464
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/834464 | Flexible display device and manufacturing method of the same | Mar 14, 2013 | Issued |
Array
(
[id] => 10066774
[patent_doc_number] => 09105633
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-11
[patent_title] => 'Organic light emitting diode display and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/834833
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3826
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13834833
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/834833 | Organic light emitting diode display and manufacturing method thereof | Mar 14, 2013 | Issued |
Array
(
[id] => 9729211
[patent_doc_number] => 20140264918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'Integrated Circuit Layout'
[patent_app_type] => utility
[patent_app_number] => 13/834495
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3488
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13834495
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/834495 | Integrated circuit layout | Mar 14, 2013 | Issued |
Array
(
[id] => 10099950
[patent_doc_number] => 09136268
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-15
[patent_title] => 'Semiconductor device and semiconductor memory device including capacitor'
[patent_app_type] => utility
[patent_app_number] => 13/834492
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 27
[patent_no_of_words] => 13699
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13834492
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/834492 | Semiconductor device and semiconductor memory device including capacitor | Mar 14, 2013 | Issued |