
Valerie N. Newton
Examiner (ID: 2467, Phone: (571)270-5015 , Office: P/2897 )
| Most Active Art Unit | 2897 |
| Art Unit(s) | 2897, 2829, 2823, 4122 |
| Total Applications | 1018 |
| Issued Applications | 802 |
| Pending Applications | 97 |
| Abandoned Applications | 153 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8808335
[patent_doc_number] => 08445988
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-21
[patent_title] => 'Apparatus and method for plasma processing'
[patent_app_type] => utility
[patent_app_number] => 12/885032
[patent_app_country] => US
[patent_app_date] => 2010-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3786
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12885032
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/885032 | Apparatus and method for plasma processing | Sep 16, 2010 | Issued |
Array
(
[id] => 6368954
[patent_doc_number] => 20100314721
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-16
[patent_title] => 'Semiconductor Package and Method for Producing the Same'
[patent_app_type] => utility
[patent_app_number] => 12/868147
[patent_app_country] => US
[patent_app_date] => 2010-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5576
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0314/20100314721.pdf
[firstpage_image] =>[orig_patent_app_number] => 12868147
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/868147 | Semiconductor package and method for producing the same | Aug 24, 2010 | Issued |
Array
(
[id] => 6327358
[patent_doc_number] => 20100327276
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-30
[patent_title] => 'Method and system for passivation of defects in mercury cadmium telluride based optoelectric devices'
[patent_app_type] => utility
[patent_app_number] => 12/831808
[patent_app_country] => US
[patent_app_date] => 2010-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5707
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0327/20100327276.pdf
[firstpage_image] =>[orig_patent_app_number] => 12831808
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/831808 | Method and system for passivation of defects in mercury cadmium telluride based optoelectric devices | Jul 6, 2010 | Abandoned |
Array
(
[id] => 7545384
[patent_doc_number] => 08053355
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-08
[patent_title] => 'Methods and systems for low interfacial oxide contact between barrier and copper metallization'
[patent_app_type] => utility
[patent_app_number] => 12/828082
[patent_app_country] => US
[patent_app_date] => 2010-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8130
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/053/08053355.pdf
[firstpage_image] =>[orig_patent_app_number] => 12828082
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/828082 | Methods and systems for low interfacial oxide contact between barrier and copper metallization | Jun 29, 2010 | Issued |
Array
(
[id] => 9086215
[patent_doc_number] => 08557641
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-15
[patent_title] => 'Semiconductor device and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/826000
[patent_app_country] => US
[patent_app_date] => 2010-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 78
[patent_no_of_words] => 35861
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12826000
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/826000 | Semiconductor device and method for manufacturing the same | Jun 28, 2010 | Issued |
Array
(
[id] => 4574232
[patent_doc_number] => 07825044
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-02
[patent_title] => 'Curing methods for silicon dioxide multi-layers'
[patent_app_type] => utility
[patent_app_number] => 12/817840
[patent_app_country] => US
[patent_app_date] => 2010-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 6830
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/825/07825044.pdf
[firstpage_image] =>[orig_patent_app_number] => 12817840
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/817840 | Curing methods for silicon dioxide multi-layers | Jun 16, 2010 | Issued |
Array
(
[id] => 7500726
[patent_doc_number] => 20110263095
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-27
[patent_title] => 'TEMPORARY BONDING ADHESIVE FOR A SEMICONDUCTOR WAFER AND METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/126934
[patent_app_country] => US
[patent_app_date] => 2010-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13316
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0263/20110263095.pdf
[firstpage_image] =>[orig_patent_app_number] => 13126934
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/126934 | TEMPORARY BONDING ADHESIVE FOR A SEMICONDUCTOR WAFER AND METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE USING THE SAME | Jun 14, 2010 | Abandoned |
Array
(
[id] => 6285802
[patent_doc_number] => 20100237318
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-23
[patent_title] => 'PHASE CHANGE MEMORY DEVICE USING CARBON NANOTUBE'
[patent_app_type] => utility
[patent_app_number] => 12/795415
[patent_app_country] => US
[patent_app_date] => 2010-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6314
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20100237318.pdf
[firstpage_image] =>[orig_patent_app_number] => 12795415
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/795415 | PHASE CHANGE MEMORY DEVICE USING CARBON NANOTUBE | Jun 6, 2010 | Abandoned |
Array
(
[id] => 8933203
[patent_doc_number] => 08492905
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-23
[patent_title] => 'Vertically stackable dies having chip identifier structures'
[patent_app_type] => utility
[patent_app_number] => 12/793081
[patent_app_country] => US
[patent_app_date] => 2010-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8663
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12793081
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/793081 | Vertically stackable dies having chip identifier structures | Jun 2, 2010 | Issued |
Array
(
[id] => 6570628
[patent_doc_number] => 20100320527
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-23
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 12/792378
[patent_app_country] => US
[patent_app_date] => 2010-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 13767
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0320/20100320527.pdf
[firstpage_image] =>[orig_patent_app_number] => 12792378
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/792378 | Nonvolatile semiconductor memory device and method for manufacturing same | Jun 1, 2010 | Issued |
Array
(
[id] => 6585823
[patent_doc_number] => 20100308436
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-09
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/792119
[patent_app_country] => US
[patent_app_date] => 2010-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 9069
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0308/20100308436.pdf
[firstpage_image] =>[orig_patent_app_number] => 12792119
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/792119 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Jun 1, 2010 | Abandoned |
Array
(
[id] => 6570628
[patent_doc_number] => 20100320527
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-23
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 12/792378
[patent_app_country] => US
[patent_app_date] => 2010-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 13767
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0320/20100320527.pdf
[firstpage_image] =>[orig_patent_app_number] => 12792378
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/792378 | Nonvolatile semiconductor memory device and method for manufacturing same | Jun 1, 2010 | Issued |
Array
(
[id] => 9389870
[patent_doc_number] => 08686473
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-04-01
[patent_title] => 'Apparatus and method for reducing the interface resistance in GaN heterojunction FETs'
[patent_app_type] => utility
[patent_app_number] => 12/792529
[patent_app_country] => US
[patent_app_date] => 2010-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 5267
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12792529
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/792529 | Apparatus and method for reducing the interface resistance in GaN heterojunction FETs | Jun 1, 2010 | Issued |
Array
(
[id] => 6570628
[patent_doc_number] => 20100320527
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-23
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 12/792378
[patent_app_country] => US
[patent_app_date] => 2010-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 13767
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0320/20100320527.pdf
[firstpage_image] =>[orig_patent_app_number] => 12792378
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/792378 | Nonvolatile semiconductor memory device and method for manufacturing same | Jun 1, 2010 | Issued |
Array
(
[id] => 6570628
[patent_doc_number] => 20100320527
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-23
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 12/792378
[patent_app_country] => US
[patent_app_date] => 2010-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 13767
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0320/20100320527.pdf
[firstpage_image] =>[orig_patent_app_number] => 12792378
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/792378 | Nonvolatile semiconductor memory device and method for manufacturing same | Jun 1, 2010 | Issued |
Array
(
[id] => 6585969
[patent_doc_number] => 20100308445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-09
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/791474
[patent_app_country] => US
[patent_app_date] => 2010-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9532
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0308/20100308445.pdf
[firstpage_image] =>[orig_patent_app_number] => 12791474
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/791474 | Semiconductor device and method of manufacturing semiconductor device | May 31, 2010 | Issued |
Array
(
[id] => 4564500
[patent_doc_number] => 07846796
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-12-07
[patent_title] => 'Semiconductor devices including buried bit lines'
[patent_app_type] => utility
[patent_app_number] => 12/791692
[patent_app_country] => US
[patent_app_date] => 2010-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 5099
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/846/07846796.pdf
[firstpage_image] =>[orig_patent_app_number] => 12791692
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/791692 | Semiconductor devices including buried bit lines | May 31, 2010 | Issued |
Array
(
[id] => 9140812
[patent_doc_number] => 08581276
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-12
[patent_title] => 'Light emitting device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/801268
[patent_app_country] => US
[patent_app_date] => 2010-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 5029
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12801268
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/801268 | Light emitting device and method of manufacturing the same | May 31, 2010 | Issued |
Array
(
[id] => 6376181
[patent_doc_number] => 20100301490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-02
[patent_title] => 'PROFILED CONTACT FOR SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/791288
[patent_app_country] => US
[patent_app_date] => 2010-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4564
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0301/20100301490.pdf
[firstpage_image] =>[orig_patent_app_number] => 12791288
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/791288 | Profiled contact for semiconductor device | May 31, 2010 | Issued |
Array
(
[id] => 6145264
[patent_doc_number] => 20110017997
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-27
[patent_title] => 'Diffusion Barrier Coated Substrates and Methods of Making the Same'
[patent_app_type] => utility
[patent_app_number] => 12/790627
[patent_app_country] => US
[patent_app_date] => 2010-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 10408
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20110017997.pdf
[firstpage_image] =>[orig_patent_app_number] => 12790627
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/790627 | Diffusion barrier coated substrates and methods of making the same | May 27, 2010 | Issued |