Valerie N. Newton

Array ( [id] => 5989280 [patent_doc_number] => 20110012210 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-20 [patent_title] => 'Scaling EOT by Eliminating Interfacial Layers from High-K/Metal Gates of MOS Devices' [patent_app_type] => utility [patent_app_number] => 12/789681 [patent_app_country] => US [patent_app_date] => 2010-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2429 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20110012210.pdf [firstpage_image] =>[orig_patent_app_number] => 12789681 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7577361 [patent_doc_number] => 20110291243 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-12-01 [patent_title] => 'PLANARIZING ETCH HARDMASK TO INCREASE PATTERN DENSITY AND ASPECT RATIO' [patent_app_type] => utility [patent_app_number] => 12/790203 [patent_app_country] => US [patent_app_date] => 2010-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9152 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0291/20110291243.pdf [firstpage_image] =>[orig_patent_app_number] => 12790203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7577328 [patent_doc_number] => 20110291210 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-12-01 [patent_title] => 'BETAVOLTAIC POWER CONVERTER DIE STACKING' [patent_app_type] => utility [patent_app_number] => 12/790334 [patent_app_country] => US [patent_app_date] => 2010-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 21940 [patent_no_of_claims] => 59 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0291/20110291210.pdf [firstpage_image] =>[orig_patent_app_number] => 12790334 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6010509 [patent_doc_number] => 20110220906 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-15 [patent_title] => 'PIXEL STRUCTURE AND FABRICATION METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/789834 [patent_app_country] => US [patent_app_date] => 2010-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3602 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0220/20110220906.pdf [firstpage_image] =>[orig_patent_app_number] => 12789834 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6036365 [patent_doc_number] => 20110089449 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-21 [patent_title] => 'LIGHT EMITTING DIODE PACKAGE STRUCTURE' [patent_app_type] => utility [patent_app_number] => 12/778144 [patent_app_country] => US [patent_app_date] => 2010-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2754 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0089/20110089449.pdf [firstpage_image] =>[orig_patent_app_number] => 12778144 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6255924 [patent_doc_number] => 20100295043 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-11-25 [patent_title] => 'SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/778123 [patent_app_country] => US [patent_app_date] => 2010-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 12225 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0295/20100295043.pdf [firstpage_image] =>[orig_patent_app_number] => 12778123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4574088 [patent_doc_number] => 07855129 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-12-21 [patent_title] => 'Method for manufacturing direct bonded SOI wafer and direct bonded SOI wafer manufactured by the method' [patent_app_type] => utility [patent_app_number] => 12/778382 [patent_app_country] => US [patent_app_date] => 2010-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 6602 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 252 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/855/07855129.pdf [firstpage_image] =>[orig_patent_app_number] => 12778382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6591380 [patent_doc_number] => 20100291757 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-11-18 [patent_title] => 'METHOD OF FORMING, MODIFYING, OR REPAIRING A SEMICONDUCTOR DEVICE USING FIELD-CONTROLLED DIFFUSION' [patent_app_type] => utility [patent_app_number] => 12/777062 [patent_app_country] => US [patent_app_date] => 2010-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5873 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0291/20100291757.pdf [firstpage_image] =>[orig_patent_app_number] => 12777062 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4557479 [patent_doc_number] => 07838330 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-11-23 [patent_title] => 'Method of field-controlled diffusion and devices formed thereby' [patent_app_type] => utility [patent_app_number] => 12/777045 [patent_app_country] => US [patent_app_date] => 2010-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 5869 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 234 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/838/07838330.pdf [firstpage_image] =>[orig_patent_app_number] => 12777045 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9626405 [patent_doc_number] => 08796084 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-08-05 [patent_title] => 'Method for removing hard masks on gates in semiconductor manufacturing process' [patent_app_type] => utility [patent_app_number] => 12/776011 [patent_app_country] => US [patent_app_date] => 2010-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 20 [patent_no_of_words] => 2224 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12776011 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8071875 [patent_doc_number] => 20110241084 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-06 [patent_title] => 'Semiconductor Device with a Buried Stressor' [patent_app_type] => utility [patent_app_number] => 12/750160 [patent_app_country] => US [patent_app_date] => 2010-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4356 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0241/20110241084.pdf [firstpage_image] =>[orig_patent_app_number] => 12750160 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8071737 [patent_doc_number] => 20110241155 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-06 [patent_title] => 'SEMICONDUCTOR THERMOCOUPLE AND SENSOR' [patent_app_type] => utility [patent_app_number] => 12/750408 [patent_app_country] => US [patent_app_date] => 2010-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 4643 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0241/20110241155.pdf [firstpage_image] =>[orig_patent_app_number] => 12750408 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8572222 [patent_doc_number] => 08338872 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-12-25 [patent_title] => 'Electronic device with capcitively coupled floating buried layer' [patent_app_type] => utility [patent_app_number] => 12/750166 [patent_app_country] => US [patent_app_date] => 2010-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 19 [patent_no_of_words] => 8835 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12750166 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6263852 [patent_doc_number] => 20100252794 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-07 [patent_title] => 'COMPOSITE FILM FOR PHASE CHANGE MEMORY DEVICES' [patent_app_type] => utility [patent_app_number] => 12/750323 [patent_app_country] => US [patent_app_date] => 2010-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2882 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0252/20100252794.pdf [firstpage_image] =>[orig_patent_app_number] => 12750323 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6264215 [patent_doc_number] => 20100252899 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-07 [patent_title] => 'PACKAGE INTERFACE PLATE FOR PACKAGE ISOLATION STRUCTURES' [patent_app_type] => utility [patent_app_number] => 12/749687 [patent_app_country] => US [patent_app_date] => 2010-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2674 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0252/20100252899.pdf [firstpage_image] =>[orig_patent_app_number] => 12749687 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6114232 [patent_doc_number] => 20110073870 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-31 [patent_title] => 'III-NITRIDE SEMICONDUCTOR LIGHT EMITTING DEVICE' [patent_app_type] => utility [patent_app_number] => 12/748540 [patent_app_country] => US [patent_app_date] => 2010-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4093 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0073/20110073870.pdf [firstpage_image] =>[orig_patent_app_number] => 12748540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7480793 [patent_doc_number] => 20110233672 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-29 [patent_title] => 'SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/748703 [patent_app_country] => US [patent_app_date] => 2010-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5005 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0233/20110233672.pdf [firstpage_image] =>[orig_patent_app_number] => 12748703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7480617 [patent_doc_number] => 20110233583 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-29 [patent_title] => 'HIGH-POWER LED PACKAGE' [patent_app_type] => utility [patent_app_number] => 12/748392 [patent_app_country] => US [patent_app_date] => 2010-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1505 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0233/20110233583.pdf [firstpage_image] =>[orig_patent_app_number] => 12748392 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8458542 [patent_doc_number] => 08294212 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-23 [patent_title] => 'Methods and apparatus for SRAM bit cell with low standby current, low supply voltage and high speed' [patent_app_type] => utility [patent_app_number] => 12/748098 [patent_app_country] => US [patent_app_date] => 2010-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 7854 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12748098 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9823458 [patent_doc_number] => 08932942 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-01-13 [patent_title] => 'Method of forming an electrical contact between a support wafer and the surface of a top silicon layer of a silicon-on-insulator wafer and an electrical device including such an electrical contact' [patent_app_type] => utility [patent_app_number] => 12/729682 [patent_app_country] => US [patent_app_date] => 2010-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1665 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12729682 [rel_patent_id] =>[rel_patent_doc_number] =>)