
Valerie N. Newton
Examiner (ID: 2467, Phone: (571)270-5015 , Office: P/2897 )
| Most Active Art Unit | 2897 |
| Art Unit(s) | 2897, 2829, 2823, 4122 |
| Total Applications | 1018 |
| Issued Applications | 802 |
| Pending Applications | 97 |
| Abandoned Applications | 153 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4745738
[patent_doc_number] => 20080090340
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-17
[patent_title] => 'Method for selective laser crystallization and display panel fabricated by using the same'
[patent_app_type] => utility
[patent_app_number] => 11/987445
[patent_app_country] => US
[patent_app_date] => 2007-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3124
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0090/20080090340.pdf
[firstpage_image] =>[orig_patent_app_number] => 11987445
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/987445 | Method for selective laser crystallization and display panel fabricated by using the same | Nov 29, 2007 | Issued |
Array
(
[id] => 6070787
[patent_doc_number] => 20110045638
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-24
[patent_title] => 'HEAT RESISTANT MASKING TAPE AND USAGE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/516109
[patent_app_country] => US
[patent_app_date] => 2007-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 8034
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20110045638.pdf
[firstpage_image] =>[orig_patent_app_number] => 12516109
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/516109 | HEAT RESISTANT MASKING TAPE AND USAGE THEREOF | Nov 27, 2007 | Abandoned |
Array
(
[id] => 4785586
[patent_doc_number] => 20080138915
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-12
[patent_title] => 'METHOD OF FABRICATING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/940025
[patent_app_country] => US
[patent_app_date] => 2007-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3392
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0138/20080138915.pdf
[firstpage_image] =>[orig_patent_app_number] => 11940025
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/940025 | METHOD OF FABRICATING SEMICONDUCTOR DEVICE | Nov 13, 2007 | Abandoned |
Array
(
[id] => 4893511
[patent_doc_number] => 20080102609
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-05-01
[patent_title] => 'Method for producing a wired circuit board'
[patent_app_type] => utility
[patent_app_number] => 11/976235
[patent_app_country] => US
[patent_app_date] => 2007-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6258
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0102/20080102609.pdf
[firstpage_image] =>[orig_patent_app_number] => 11976235
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/976235 | Method for producing a wired circuit board | Oct 22, 2007 | Abandoned |
Array
(
[id] => 4464256
[patent_doc_number] => 07935629
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-03
[patent_title] => 'Semiconductor scheme for reduced circuit area in a simplified process'
[patent_app_type] => utility
[patent_app_number] => 11/876230
[patent_app_country] => US
[patent_app_date] => 2007-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 24
[patent_no_of_words] => 6912
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/935/07935629.pdf
[firstpage_image] =>[orig_patent_app_number] => 11876230
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/876230 | Semiconductor scheme for reduced circuit area in a simplified process | Oct 21, 2007 | Issued |
Array
(
[id] => 352639
[patent_doc_number] => 07491660
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-02-17
[patent_title] => 'Method of forming nitride films with high compressive stress for improved PFET device performance'
[patent_app_type] => utility
[patent_app_number] => 11/873721
[patent_app_country] => US
[patent_app_date] => 2007-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 1862
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/491/07491660.pdf
[firstpage_image] =>[orig_patent_app_number] => 11873721
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/873721 | Method of forming nitride films with high compressive stress for improved PFET device performance | Oct 16, 2007 | Issued |
Array
(
[id] => 4651646
[patent_doc_number] => 20080038902
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-14
[patent_title] => 'SEMICONDUCTOR BONDING AND LAYER TRANSFER METHOD'
[patent_app_type] => utility
[patent_app_number] => 11/873851
[patent_app_country] => US
[patent_app_date] => 2007-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 5500
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20080038902.pdf
[firstpage_image] =>[orig_patent_app_number] => 11873851
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/873851 | Semiconductor bonding and layer transfer method | Oct 16, 2007 | Issued |
Array
(
[id] => 4599564
[patent_doc_number] => 07977247
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-12
[patent_title] => 'Field effect transistor device including an array of channel elements'
[patent_app_type] => utility
[patent_app_number] => 11/873316
[patent_app_country] => US
[patent_app_date] => 2007-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 38
[patent_no_of_words] => 7771
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 267
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/977/07977247.pdf
[firstpage_image] =>[orig_patent_app_number] => 11873316
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/873316 | Field effect transistor device including an array of channel elements | Oct 15, 2007 | Issued |
Array
(
[id] => 5428645
[patent_doc_number] => 20090087955
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-04-02
[patent_title] => 'METHOD FOR REMOVING HARD MASKS ON GATES IN SEMICONDUCTOR MANUFACTURING PROCESS'
[patent_app_type] => utility
[patent_app_number] => 11/864415
[patent_app_country] => US
[patent_app_date] => 2007-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1456
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0087/20090087955.pdf
[firstpage_image] =>[orig_patent_app_number] => 11864415
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/864415 | Method for removing hard masks on gates in semiconductor manufacturing process | Sep 27, 2007 | Issued |
Array
(
[id] => 13612
[patent_doc_number] => 07803662
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-09-28
[patent_title] => 'Warpage control using a package carrier assembly'
[patent_app_type] => utility
[patent_app_number] => 11/860125
[patent_app_country] => US
[patent_app_date] => 2007-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2482
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/803/07803662.pdf
[firstpage_image] =>[orig_patent_app_number] => 11860125
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/860125 | Warpage control using a package carrier assembly | Sep 23, 2007 | Issued |
Array
(
[id] => 7535153
[patent_doc_number] => 08048777
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-01
[patent_title] => 'Method for manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/902515
[patent_app_country] => US
[patent_app_date] => 2007-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 42
[patent_no_of_words] => 16241
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/048/08048777.pdf
[firstpage_image] =>[orig_patent_app_number] => 11902515
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/902515 | Method for manufacturing semiconductor device | Sep 20, 2007 | Issued |
Array
(
[id] => 6301726
[patent_doc_number] => 20100068069
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-18
[patent_title] => 'Turbine Blade'
[patent_app_type] => utility
[patent_app_number] => 12/447972
[patent_app_country] => US
[patent_app_date] => 2007-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4796
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0068/20100068069.pdf
[firstpage_image] =>[orig_patent_app_number] => 12447972
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/447972 | Turbine Blade | Sep 19, 2007 | Abandoned |
Array
(
[id] => 4922092
[patent_doc_number] => 20080070407
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-20
[patent_title] => 'METHOD FOR FORMING A CONDUCTIVE PATTERN IN A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/854542
[patent_app_country] => US
[patent_app_date] => 2007-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2767
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0070/20080070407.pdf
[firstpage_image] =>[orig_patent_app_number] => 11854542
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/854542 | METHOD FOR FORMING A CONDUCTIVE PATTERN IN A SEMICONDUCTOR DEVICE | Sep 12, 2007 | Abandoned |
Array
(
[id] => 4922057
[patent_doc_number] => 20080070372
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-20
[patent_title] => 'METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/852901
[patent_app_country] => US
[patent_app_date] => 2007-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4693
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0070/20080070372.pdf
[firstpage_image] =>[orig_patent_app_number] => 11852901
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/852901 | METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE | Sep 9, 2007 | Abandoned |
Array
(
[id] => 4701918
[patent_doc_number] => 20080061440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-13
[patent_title] => 'COPPER ALLOY BONDING WIRE FOR SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/848403
[patent_app_country] => US
[patent_app_date] => 2007-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 28279
[patent_no_of_claims] => 87
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20080061440.pdf
[firstpage_image] =>[orig_patent_app_number] => 11848403
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/848403 | Copper alloy bonding wire for semiconductor device | Aug 30, 2007 | Issued |
Array
(
[id] => 5334526
[patent_doc_number] => 20090050990
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-26
[patent_title] => 'SEMICONDUCTOR SENSOR DEVICE AND METHOD FOR MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 12/282986
[patent_app_country] => US
[patent_app_date] => 2007-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 15595
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20090050990.pdf
[firstpage_image] =>[orig_patent_app_number] => 12282986
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/282986 | Semiconductor sensor device and method for manufacturing same | Aug 26, 2007 | Issued |
Array
(
[id] => 5323657
[patent_doc_number] => 20090061647
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-05
[patent_title] => 'CURING METHODS FOR SILICON DIOXIDE THIN FILMS DEPOSITED FROM ALKOXYSILANE PRECURSOR WITH HARP II PROCESS'
[patent_app_type] => utility
[patent_app_number] => 11/845445
[patent_app_country] => US
[patent_app_date] => 2007-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6791
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20090061647.pdf
[firstpage_image] =>[orig_patent_app_number] => 11845445
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/845445 | Curing methods for silicon dioxide thin films deposited from alkoxysilane precursor with harp II process | Aug 26, 2007 | Issued |
Array
(
[id] => 5358079
[patent_doc_number] => 20090032873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-05
[patent_title] => 'Ultra thin single crystalline semiconductor TFT and process for making same'
[patent_app_type] => utility
[patent_app_number] => 11/895125
[patent_app_country] => US
[patent_app_date] => 2007-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6629
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20090032873.pdf
[firstpage_image] =>[orig_patent_app_number] => 11895125
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/895125 | Ultra thin single crystalline semiconductor TFT and process for making same | Aug 22, 2007 | Abandoned |
Array
(
[id] => 4733954
[patent_doc_number] => 20080050933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-28
[patent_title] => 'INSULATOR FILM, MANUFACTURING METHOD OF MULTILAYER WIRING DEVICE AND MULTILAYER WIRING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/842412
[patent_app_country] => US
[patent_app_date] => 2007-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11022
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20080050933.pdf
[firstpage_image] =>[orig_patent_app_number] => 11842412
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/842412 | Insulator film, manufacturing method of multilayer wiring device and multilayer wiring device | Aug 20, 2007 | Issued |
Array
(
[id] => 256343
[patent_doc_number] => 07576016
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-08-18
[patent_title] => 'Process for manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/842762
[patent_app_country] => US
[patent_app_date] => 2007-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7524
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/576/07576016.pdf
[firstpage_image] =>[orig_patent_app_number] => 11842762
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/842762 | Process for manufacturing semiconductor device | Aug 20, 2007 | Issued |