Valerie N. Newton

Array ( [id] => 5016289 [patent_doc_number] => 20070259498 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-08 [patent_title] => 'METHOD OF FABRICATING METAL-OXIDE-SEMICONDUCTOR TRANSISTOR' [patent_app_type] => utility [patent_app_number] => 11/309205 [patent_app_country] => US [patent_app_date] => 2006-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2762 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0259/20070259498.pdf [firstpage_image] =>[orig_patent_app_number] => 11309205 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5210537 [patent_doc_number] => 20070249121 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-10-25 [patent_title] => 'METHOD OF FABRICATING NON-VOLATILE MEMORY' [patent_app_type] => utility [patent_app_number] => 11/309206 [patent_app_country] => US [patent_app_date] => 2006-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2107 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0249/20070249121.pdf [firstpage_image] =>[orig_patent_app_number] => 11309206 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4528380 [patent_doc_number] => 07923278 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-12 [patent_title] => 'Integrated getter area for wafer level encapsulated microelectromechanical systems' [patent_app_type] => utility [patent_app_number] => 11/484431 [patent_app_country] => US [patent_app_date] => 2006-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 31 [patent_no_of_words] => 7812 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/923/07923278.pdf [firstpage_image] =>[orig_patent_app_number] => 11484431 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 263710 [patent_doc_number] => 07569474 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-08-04 [patent_title] => 'Method and apparatus for soldering modules to substrates' [patent_app_type] => utility [patent_app_number] => 11/483015 [patent_app_country] => US [patent_app_date] => 2006-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2928 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/569/07569474.pdf [firstpage_image] =>[orig_patent_app_number] => 11483015 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4825973 [patent_doc_number] => 20080124895 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-29 [patent_title] => 'WAFER BONDING METHOD' [patent_app_type] => utility [patent_app_number] => 11/309105 [patent_app_country] => US [patent_app_date] => 2006-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3586 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20080124895.pdf [firstpage_image] =>[orig_patent_app_number] => 11309105 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5602417 [patent_doc_number] => 20060292762 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-28 [patent_title] => 'Replacement gate field effect transistor with germanium or SiGe channel and manufacturing method for same using gas-cluster ion irradiation' [patent_app_type] => utility [patent_app_number] => 11/472136 [patent_app_country] => US [patent_app_date] => 2006-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6829 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0292/20060292762.pdf [firstpage_image] =>[orig_patent_app_number] => 11472136 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 578586 [patent_doc_number] => 07452733 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-18 [patent_title] => 'Method of increasing reliability of packaged semiconductor integrated circuit dice' [patent_app_type] => utility [patent_app_number] => 11/451693 [patent_app_country] => US [patent_app_date] => 2006-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 19 [patent_no_of_words] => 3583 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/452/07452733.pdf [firstpage_image] =>[orig_patent_app_number] => 11451693 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5046113 [patent_doc_number] => 20070264786 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-15 [patent_title] => 'METHOD OF MANUFACTURING METAL OXIDE SEMICONDUCTOR TRANSISTOR' [patent_app_type] => utility [patent_app_number] => 11/308825 [patent_app_country] => US [patent_app_date] => 2006-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3401 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0264/20070264786.pdf [firstpage_image] =>[orig_patent_app_number] => 11308825 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 195865 [patent_doc_number] => 07635643 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-12-22 [patent_title] => 'Method for forming C4 connections on integrated circuit chips and the resulting devices' [patent_app_type] => utility [patent_app_number] => 11/380215 [patent_app_country] => US [patent_app_date] => 2006-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 16 [patent_no_of_words] => 4009 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/635/07635643.pdf [firstpage_image] =>[orig_patent_app_number] => 11380215 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8642559 [patent_doc_number] => 08367543 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-05 [patent_title] => 'Structure and method to improve current-carrying capabilities of C4 joints' [patent_app_type] => utility [patent_app_number] => 11/308396 [patent_app_country] => US [patent_app_date] => 2006-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1738 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11308396 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4986358 [patent_doc_number] => 20070152696 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-05 [patent_title] => 'Water bond-out' [patent_app_type] => utility [patent_app_number] => 11/385420 [patent_app_country] => US [patent_app_date] => 2006-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 2928 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0152/20070152696.pdf [firstpage_image] =>[orig_patent_app_number] => 11385420 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 373345 [patent_doc_number] => 07473648 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-01-06 [patent_title] => 'Double exposure double resist layer process for forming gate patterns' [patent_app_type] => utility [patent_app_number] => 11/308106 [patent_app_country] => US [patent_app_date] => 2006-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 13 [patent_no_of_words] => 2977 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/473/07473648.pdf [firstpage_image] =>[orig_patent_app_number] => 11308106 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8339072 [patent_doc_number] => 08240992 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-14 [patent_title] => 'Method of manufacturing a fibre-reinforced part for a wind power plant' [patent_app_type] => utility [patent_app_number] => 11/793585 [patent_app_country] => US [patent_app_date] => 2005-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 3081 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11793585 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 32580 [patent_doc_number] => 07790620 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-07 [patent_title] => 'Method for fabricating semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/311985 [patent_app_country] => US [patent_app_date] => 2005-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2228 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/790/07790620.pdf [firstpage_image] =>[orig_patent_app_number] => 11311985 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5250600 [patent_doc_number] => 20070132056 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-14 [patent_title] => 'Isolation structures for semiconductor integrated circuit substrates and methods of forming the same' [patent_app_type] => utility [patent_app_number] => 11/298075 [patent_app_country] => US [patent_app_date] => 2005-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 5053 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20070132056.pdf [firstpage_image] =>[orig_patent_app_number] => 11298075 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7492179 [patent_doc_number] => 08030639 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-04 [patent_title] => 'Nitride semiconductor light emitting device and fabrication method thereof' [patent_app_type] => utility [patent_app_number] => 11/722665 [patent_app_country] => US [patent_app_date] => 2005-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 4063 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/030/08030639.pdf [firstpage_image] =>[orig_patent_app_number] => 11722665 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4432635 [patent_doc_number] => 07897498 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-01 [patent_title] => 'Method for manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/794325 [patent_app_country] => US [patent_app_date] => 2005-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 29 [patent_no_of_words] => 6747 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/897/07897498.pdf [firstpage_image] =>[orig_patent_app_number] => 11794325 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5720884 [patent_doc_number] => 20060073659 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-04-06 [patent_title] => 'Method for fabricating a storage capacitor' [patent_app_type] => utility [patent_app_number] => 11/285639 [patent_app_country] => US [patent_app_date] => 2005-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 8292 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0073/20060073659.pdf [firstpage_image] =>[orig_patent_app_number] => 11285639 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5805210 [patent_doc_number] => 20060091563 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-04 [patent_title] => 'Semiconductor device and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/282726 [patent_app_country] => US [patent_app_date] => 2005-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 9141 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20060091563.pdf [firstpage_image] =>[orig_patent_app_number] => 11282726 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5715660 [patent_doc_number] => 20060079023 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-04-13 [patent_title] => 'Semiconductor device and manufacturing method for the same' [patent_app_type] => utility [patent_app_number] => 11/281366 [patent_app_country] => US [patent_app_date] => 2005-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7024 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20060079023.pdf [firstpage_image] =>[orig_patent_app_number] => 11281366 [rel_patent_id] =>[rel_patent_doc_number] =>)