
Van Thu T. Nguyen
Examiner (ID: 18159)
| Most Active Art Unit | 2824 |
| Art Unit(s) | 2818, 2824 |
| Total Applications | 1817 |
| Issued Applications | 1534 |
| Pending Applications | 93 |
| Abandoned Applications | 210 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19546157
[patent_doc_number] => 20240363193
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => PRESERVING BLOCKS EXPERIENCING PROGRAM FAILURE IN MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/768747
[patent_app_country] => US
[patent_app_date] => 2024-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11146
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18768747
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/768747 | PRESERVING BLOCKS EXPERIENCING PROGRAM FAILURE IN MEMORY DEVICES | Jul 9, 2024 | Pending |
Array
(
[id] => 19546119
[patent_doc_number] => 20240363155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => METHOD FOR EFFICIENTLY WAKING UP FERROELECTRIC MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/766808
[patent_app_country] => US
[patent_app_date] => 2024-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11102
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18766808
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/766808 | METHOD FOR EFFICIENTLY WAKING UP FERROELECTRIC MEMORY | Jul 8, 2024 | Pending |
Array
(
[id] => 19515431
[patent_doc_number] => 20240347117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => SOLID STATE DRIVE (SSD) WITH IN-FLIGHT ERASURE ITERATION SUSPENSION
[patent_app_type] => utility
[patent_app_number] => 18/752493
[patent_app_country] => US
[patent_app_date] => 2024-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5056
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18752493
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/752493 | SOLID STATE DRIVE (SSD) WITH IN-FLIGHT ERASURE ITERATION SUSPENSION | Jun 23, 2024 | Pending |
Array
(
[id] => 19712378
[patent_doc_number] => 20250022520
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-16
[patent_title] => MULTIBIT MEMORY DEVICE AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/750321
[patent_app_country] => US
[patent_app_date] => 2024-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6814
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18750321
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/750321 | MULTIBIT MEMORY DEVICE AND METHOD OF OPERATING THE SAME | Jun 20, 2024 | Pending |
Array
(
[id] => 19712378
[patent_doc_number] => 20250022520
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-16
[patent_title] => MULTIBIT MEMORY DEVICE AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/750321
[patent_app_country] => US
[patent_app_date] => 2024-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6814
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18750321
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/750321 | MULTIBIT MEMORY DEVICE AND METHOD OF OPERATING THE SAME | Jun 20, 2024 | Pending |
Array
(
[id] => 20088554
[patent_doc_number] => 20250218490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-03
[patent_title] => MEMORY DEVICE INCLUDING ROW HAMMER MANAGING CIRCUIT, AND METHOD OF REFRESH OPERATION FOR THE MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/748293
[patent_app_country] => US
[patent_app_date] => 2024-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15089
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18748293
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/748293 | MEMORY DEVICE INCLUDING ROW HAMMER MANAGING CIRCUIT, AND METHOD OF REFRESH OPERATION FOR THE MEMORY DEVICE | Jun 19, 2024 | Pending |
Array
(
[id] => 20088554
[patent_doc_number] => 20250218490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-03
[patent_title] => MEMORY DEVICE INCLUDING ROW HAMMER MANAGING CIRCUIT, AND METHOD OF REFRESH OPERATION FOR THE MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/748293
[patent_app_country] => US
[patent_app_date] => 2024-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15089
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18748293
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/748293 | MEMORY DEVICE INCLUDING ROW HAMMER MANAGING CIRCUIT, AND METHOD OF REFRESH OPERATION FOR THE MEMORY DEVICE | Jun 19, 2024 | Pending |
Array
(
[id] => 19500135
[patent_doc_number] => 20240339153
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-10
[patent_title] => BIT LINE SENSE AMPLIFIER AND SEMICONDUCTOR MEMORY DEVICE HAVING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/746974
[patent_app_country] => US
[patent_app_date] => 2024-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9042
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18746974
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/746974 | BIT LINE SENSE AMPLIFIER AND SEMICONDUCTOR MEMORY DEVICE HAVING THE SAME | Jun 17, 2024 | Pending |
Array
(
[id] => 19820743
[patent_doc_number] => 20250078950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-06
[patent_title] => APPARATUSES AND METHODS FOR HALF-PAGE MODES OF MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/745894
[patent_app_country] => US
[patent_app_date] => 2024-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22716
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18745894
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/745894 | APPARATUSES AND METHODS FOR HALF-PAGE MODES OF MEMORY DEVICES | Jun 16, 2024 | Pending |
Array
(
[id] => 19481844
[patent_doc_number] => 20240329886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => MEMORY DEVICE INCLUDING INTERFACE CIRCUIT AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/738172
[patent_app_country] => US
[patent_app_date] => 2024-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7292
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18738172
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/738172 | MEMORY DEVICE INCLUDING INTERFACE CIRCUIT AND METHOD OF OPERATING THE SAME | Jun 9, 2024 | Pending |
Array
(
[id] => 19618889
[patent_doc_number] => 20240404569
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => IN-MEMORY COMPUTATION DEVICE FOR IMPLEMENTING AT LEAST A MULTILAYER NEURAL NETWORK
[patent_app_type] => utility
[patent_app_number] => 18/675916
[patent_app_country] => US
[patent_app_date] => 2024-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19735
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 371
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18675916
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/675916 | IN-MEMORY COMPUTATION DEVICE FOR IMPLEMENTING AT LEAST A MULTILAYER NEURAL NETWORK | May 27, 2024 | Pending |
Array
(
[id] => 20396708
[patent_doc_number] => 20250372183
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-04
[patent_title] => APPARATUS AND METHODS FOR HOLE CURRENT PROGRAM VERIFY OPERATIONS
[patent_app_type] => utility
[patent_app_number] => 18/675685
[patent_app_country] => US
[patent_app_date] => 2024-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11640
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18675685
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/675685 | APPARATUS AND METHODS FOR HOLE CURRENT PROGRAM VERIFY OPERATIONS | May 27, 2024 | Pending |
Array
(
[id] => 20063067
[patent_doc_number] => 20250201289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => HIGH-BANDWIDTH MEMORY DEVICE AND OPERATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/670875
[patent_app_country] => US
[patent_app_date] => 2024-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7643
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18670875
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/670875 | HIGH-BANDWIDTH MEMORY DEVICE AND OPERATION METHOD THEREOF | May 21, 2024 | Pending |
Array
(
[id] => 20063067
[patent_doc_number] => 20250201289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => HIGH-BANDWIDTH MEMORY DEVICE AND OPERATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/670875
[patent_app_country] => US
[patent_app_date] => 2024-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7643
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18670875
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/670875 | HIGH-BANDWIDTH MEMORY DEVICE AND OPERATION METHOD THEREOF | May 21, 2024 | Pending |
Array
(
[id] => 19531505
[patent_doc_number] => 20240355407
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => COMMAND/ADDRESS CHANNEL ERROR DETECTION
[patent_app_type] => utility
[patent_app_number] => 18/648969
[patent_app_country] => US
[patent_app_date] => 2024-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15043
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18648969
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/648969 | COMMAND/ADDRESS CHANNEL ERROR DETECTION | Apr 28, 2024 | Pending |
Array
(
[id] => 20332586
[patent_doc_number] => 12462870
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-04
[patent_title] => Reading a multi-level memory cell
[patent_app_type] => utility
[patent_app_number] => 18/643126
[patent_app_country] => US
[patent_app_date] => 2024-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 13493
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18643126
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/643126 | Reading a multi-level memory cell | Apr 22, 2024 | Issued |
Array
(
[id] => 19646270
[patent_doc_number] => 20240420790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => SELF-CALIBRATION IN A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/635869
[patent_app_country] => US
[patent_app_date] => 2024-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10904
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18635869
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/635869 | SELF-CALIBRATION IN A MEMORY DEVICE | Apr 14, 2024 | Pending |
Array
(
[id] => 20036058
[patent_doc_number] => 20250174280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-29
[patent_title] => MEMORY DEVICES AND OPERATING METHODS THEREOF, AND MEMORY SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/631424
[patent_app_country] => US
[patent_app_date] => 2024-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11554
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18631424
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/631424 | MEMORY DEVICES AND OPERATING METHODS THEREOF, AND MEMORY SYSTEMS | Apr 9, 2024 | Pending |
Array
(
[id] => 20036058
[patent_doc_number] => 20250174280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-29
[patent_title] => MEMORY DEVICES AND OPERATING METHODS THEREOF, AND MEMORY SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/631424
[patent_app_country] => US
[patent_app_date] => 2024-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11554
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18631424
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/631424 | MEMORY DEVICES AND OPERATING METHODS THEREOF, AND MEMORY SYSTEMS | Apr 9, 2024 | Pending |
Array
(
[id] => 20036058
[patent_doc_number] => 20250174280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-29
[patent_title] => MEMORY DEVICES AND OPERATING METHODS THEREOF, AND MEMORY SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/631424
[patent_app_country] => US
[patent_app_date] => 2024-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11554
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18631424
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/631424 | MEMORY DEVICES AND OPERATING METHODS THEREOF, AND MEMORY SYSTEMS | Apr 9, 2024 | Pending |