Vi N Tran

Array ( [id] => 3107112 [patent_doc_number] => 05369774 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-29 [patent_title] => 'Method and apparatus for handling array type data in a data driven type information processor' [patent_app_type] => 1 [patent_app_number] => 8/012476 [patent_app_country] => US [patent_app_date] => 1993-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 37 [patent_no_of_words] => 9762 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 374 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/369/05369774.pdf [firstpage_image] =>[orig_patent_app_number] => 012476 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3438353 [patent_doc_number] => 05416916 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-16 [patent_title] => 'Structure for enabling direct memory-to-memory transfer with a fly-by DMA unit' [patent_app_type] => 1 [patent_app_number] => 8/012613 [patent_app_country] => US [patent_app_date] => 1993-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2095 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 242 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/416/05416916.pdf [firstpage_image] =>[orig_patent_app_number] => 012613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3008387 [patent_doc_number] => 05367704 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-22 [patent_title] => 'Method and system for limiting program utilization period in computer' [patent_app_type] => 1 [patent_app_number] => 8/013193 [patent_app_country] => US [patent_app_date] => 1993-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 1642 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/367/05367704.pdf [firstpage_image] =>[orig_patent_app_number] => 013193 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3592882 [patent_doc_number] => 05499379 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-12 [patent_title] => 'Input/output execution apparatus for a plural-OS run system' [patent_app_type] => 1 [patent_app_number] => 8/008842 [patent_app_country] => US [patent_app_date] => 1993-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 32 [patent_no_of_words] => 20609 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 432 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/499/05499379.pdf [firstpage_image] =>[orig_patent_app_number] => 008842 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3487446 [patent_doc_number] => 05428806 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-27 [patent_title] => 'Computer networking system including central chassis with processor and input/output modules, remote transceivers, and communication links between the transceivers and input/output modules' [patent_app_type] => 1 [patent_app_number] => 8/008008 [patent_app_country] => US [patent_app_date] => 1993-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 20 [patent_no_of_words] => 12865 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 554 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/428/05428806.pdf [firstpage_image] =>[orig_patent_app_number] => 008008 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3071372 [patent_doc_number] => 05339451 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-16 [patent_title] => 'Data transmission system wherein the setting of the transmit data word number indicates whether a new transmission or retransmission should be sent' [patent_app_type] => 1 [patent_app_number] => 8/003087 [patent_app_country] => US [patent_app_date] => 1993-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6507 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/339/05339451.pdf [firstpage_image] =>[orig_patent_app_number] => 003087 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3008352 [patent_doc_number] => 05367702 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-22 [patent_title] => 'System and method for approximating nonlinear functions' [patent_app_type] => 1 [patent_app_number] => 8/000071 [patent_app_country] => US [patent_app_date] => 1993-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 6137 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/367/05367702.pdf [firstpage_image] =>[orig_patent_app_number] => 000071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3428369 [patent_doc_number] => 05394555 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-28 [patent_title] => 'Multi-node cluster computer system incorporating an external coherency unit at each node to insure integrity of information stored in a shared, distributed memory' [patent_app_type] => 1 [patent_app_number] => 7/993884 [patent_app_country] => US [patent_app_date] => 1992-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3852 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 729 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/394/05394555.pdf [firstpage_image] =>[orig_patent_app_number] => 993884 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3805926 [patent_doc_number] => 05822775 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-13 [patent_title] => 'Efficient data processing method for coefficient data in a digital dignal, processor' [patent_app_type] => 1 [patent_app_number] => 7/992648 [patent_app_country] => US [patent_app_date] => 1992-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3657 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/822/05822775.pdf [firstpage_image] =>[orig_patent_app_number] => 992648 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3123060 [patent_doc_number] => 05408670 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-18 [patent_title] => 'Performing arithmetic in parallel on composite operands with packed multi-bit components' [patent_app_type] => 1 [patent_app_number] => 7/993925 [patent_app_country] => US [patent_app_date] => 1992-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 9980 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 348 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/408/05408670.pdf [firstpage_image] =>[orig_patent_app_number] => 993925 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3133738 [patent_doc_number] => 05450603 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-12 [patent_title] => 'SIMD architecture with transfer register or value source circuitry connected to bus' [patent_app_type] => 1 [patent_app_number] => 7/993218 [patent_app_country] => US [patent_app_date] => 1992-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 15094 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 568 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/450/05450603.pdf [firstpage_image] =>[orig_patent_app_number] => 993218 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3562795 [patent_doc_number] => 05548769 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-20 [patent_title] => 'Database engine' [patent_app_type] => 1 [patent_app_number] => 7/993253 [patent_app_country] => US [patent_app_date] => 1992-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 31 [patent_no_of_words] => 21778 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 277 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/548/05548769.pdf [firstpage_image] =>[orig_patent_app_number] => 993253 [rel_patent_id] =>[rel_patent_doc_number] =>)