Vi N Tran

Array ( [id] => 3082759 [patent_doc_number] => 05361373 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-01 [patent_title] => 'Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfigurable instruction execution means and method therefor' [patent_app_type] => 1 [patent_app_number] => 7/989236 [patent_app_country] => US [patent_app_date] => 1992-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5006 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 263 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/361/05361373.pdf [firstpage_image] =>[orig_patent_app_number] => 989236 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3139082 [patent_doc_number] => 05437044 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-25 [patent_title] => 'Virtual operating unit for microprocessor-controlled devices' [patent_app_type] => 1 [patent_app_number] => 7/979914 [patent_app_country] => US [patent_app_date] => 1992-11-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2645 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/437/05437044.pdf [firstpage_image] =>[orig_patent_app_number] => 979914 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3548914 [patent_doc_number] => 05495582 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-27 [patent_title] => 'System and method for interprocessor routing through an established communication session in a loosely coupled computer complex' [patent_app_type] => 1 [patent_app_number] => 7/978217 [patent_app_country] => US [patent_app_date] => 1992-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 2820 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/495/05495582.pdf [firstpage_image] =>[orig_patent_app_number] => 978217 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3111757 [patent_doc_number] => 05319793 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-07 [patent_title] => 'Method and apparatus for improved compression and recording of color video data in a personal computer using a plurality of lookup tables' [patent_app_type] => 1 [patent_app_number] => 7/964675 [patent_app_country] => US [patent_app_date] => 1992-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 5862 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 837 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/319/05319793.pdf [firstpage_image] =>[orig_patent_app_number] => 964675 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3841917 [patent_doc_number] => 05784604 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-21 [patent_title] => 'Method and system for reduced run-time delay during conditional branch execution in pipelined processor systems utilizing selectively delayed sequential instruction purging' [patent_app_type] => 1 [patent_app_number] => 7/959183 [patent_app_country] => US [patent_app_date] => 1992-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 5441 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/784/05784604.pdf [firstpage_image] =>[orig_patent_app_number] => 959183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3702187 [patent_doc_number] => 05604911 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-18 [patent_title] => 'Method of and apparatus for preconditioning of a coefficient matrix of simultaneous linear equations' [patent_app_type] => 1 [patent_app_number] => 7/947801 [patent_app_country] => US [patent_app_date] => 1992-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 7572 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/604/05604911.pdf [firstpage_image] =>[orig_patent_app_number] => 947801 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3539938 [patent_doc_number] => 05542048 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-30 [patent_title] => 'Increasing probability multi-stage network' [patent_app_type] => 1 [patent_app_number] => 7/946514 [patent_app_country] => US [patent_app_date] => 1992-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 23 [patent_no_of_words] => 13207 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 484 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/542/05542048.pdf [firstpage_image] =>[orig_patent_app_number] => 946514 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3784043 [patent_doc_number] => 05734826 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-31 [patent_title] => 'Variable cyclic redundancy coding method and apparatus for use in a multistage network' [patent_app_type] => 1 [patent_app_number] => 7/946513 [patent_app_country] => US [patent_app_date] => 1992-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 24 [patent_no_of_words] => 11343 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 383 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/734/05734826.pdf [firstpage_image] =>[orig_patent_app_number] => 946513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3017116 [patent_doc_number] => 05375250 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-20 [patent_title] => 'Method of intelligent computing and neural-like processing of time and space functions' [patent_app_type] => 1 [patent_app_number] => 7/912899 [patent_app_country] => US [patent_app_date] => 1992-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 9520 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 1357 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/375/05375250.pdf [firstpage_image] =>[orig_patent_app_number] => 912899 [rel_patent_id] =>[rel_patent_doc_number] =>)