Vi N Tran

Array ( [id] => 3674360 [patent_doc_number] => 05649229 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-15 [patent_title] => 'Pipeline data processor with arithmetic/logic unit capable of performing different kinds of calculations in a pipeline stage' [patent_app_type] => 1 [patent_app_number] => 8/419957 [patent_app_country] => US [patent_app_date] => 1995-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 5193 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 502 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/649/05649229.pdf [firstpage_image] =>[orig_patent_app_number] => 419957 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3613155 [patent_doc_number] => 05560037 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-24 [patent_title] => 'Compact hyphenation point data' [patent_app_type] => 1 [patent_app_number] => 8/420397 [patent_app_country] => US [patent_app_date] => 1995-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 15 [patent_no_of_words] => 14214 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 415 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/560/05560037.pdf [firstpage_image] =>[orig_patent_app_number] => 420397 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3842377 [patent_doc_number] => 05784632 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-21 [patent_title] => 'Parallel diagonal-fold array processor' [patent_app_type] => 1 [patent_app_number] => 8/415775 [patent_app_country] => US [patent_app_date] => 1995-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 20 [patent_no_of_words] => 8941 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/784/05784632.pdf [firstpage_image] =>[orig_patent_app_number] => 415775 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3626052 [patent_doc_number] => 05566343 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-15 [patent_title] => 'Serial data transfer apparatus for determining a reception time and a transmission time' [patent_app_type] => 1 [patent_app_number] => 8/412856 [patent_app_country] => US [patent_app_date] => 1995-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7963 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/566/05566343.pdf [firstpage_image] =>[orig_patent_app_number] => 412856 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3676172 [patent_doc_number] => 05625834 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-29 [patent_title] => 'Information processing section and system for operating a plurality of vector pipeline sets in two different modes' [patent_app_type] => 1 [patent_app_number] => 8/411076 [patent_app_country] => US [patent_app_date] => 1995-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 6031 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 618 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/625/05625834.pdf [firstpage_image] =>[orig_patent_app_number] => 411076 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3625451 [patent_doc_number] => 05566307 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-15 [patent_title] => 'Multiple sequentially transferrable stackpointers in a data processor in a pipelining system' [patent_app_type] => 1 [patent_app_number] => 8/408198 [patent_app_country] => US [patent_app_date] => 1995-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 12 [patent_no_of_words] => 1921 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/566/05566307.pdf [firstpage_image] =>[orig_patent_app_number] => 408198 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3622205 [patent_doc_number] => 05590365 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-31 [patent_title] => 'Pipeline information processing circuit for floating point operations' [patent_app_type] => 1 [patent_app_number] => 8/408125 [patent_app_country] => US [patent_app_date] => 1995-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 32 [patent_no_of_words] => 12570 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/590/05590365.pdf [firstpage_image] =>[orig_patent_app_number] => 408125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3676156 [patent_doc_number] => 05625833 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-29 [patent_title] => 'Document annotation & manipulation in a data processing system' [patent_app_type] => 1 [patent_app_number] => 8/406818 [patent_app_country] => US [patent_app_date] => 1995-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 23 [patent_no_of_words] => 23879 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/625/05625833.pdf [firstpage_image] =>[orig_patent_app_number] => 406818 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3556886 [patent_doc_number] => 05555428 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-10 [patent_title] => 'Activity masking with mask context of SIMD processors' [patent_app_type] => 1 [patent_app_number] => 8/402406 [patent_app_country] => US [patent_app_date] => 1995-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 6141 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/555/05555428.pdf [firstpage_image] =>[orig_patent_app_number] => 402406 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3600508 [patent_doc_number] => 05553288 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-03 [patent_title] => 'Control device for image forming apparatus' [patent_app_type] => 1 [patent_app_number] => 8/400483 [patent_app_country] => US [patent_app_date] => 1995-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 18 [patent_no_of_words] => 3824 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 310 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/553/05553288.pdf [firstpage_image] =>[orig_patent_app_number] => 400483 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3533063 [patent_doc_number] => 05530886 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-25 [patent_title] => 'Object recognition apparatus using a hierarchical network of recognition units' [patent_app_type] => 1 [patent_app_number] => 8/395200 [patent_app_country] => US [patent_app_date] => 1995-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 11865 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 341 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/530/05530886.pdf [firstpage_image] =>[orig_patent_app_number] => 395200 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3635909 [patent_doc_number] => 05594878 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Bus interface structure and system for controlling the bus interface structure' [patent_app_type] => 1 [patent_app_number] => 8/392604 [patent_app_country] => US [patent_app_date] => 1995-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 19 [patent_no_of_words] => 5323 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 229 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594878.pdf [firstpage_image] =>[orig_patent_app_number] => 392604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3709197 [patent_doc_number] => 05619714 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-08 [patent_title] => 'Microcomputer having an instruction decoder with a fixed area and a rewritable area' [patent_app_type] => 1 [patent_app_number] => 8/390428 [patent_app_country] => US [patent_app_date] => 1995-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 1491 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/619/05619714.pdf [firstpage_image] =>[orig_patent_app_number] => 390428 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3709185 [patent_doc_number] => 05619713 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-08 [patent_title] => 'Apparatus for realigning database fields through the use of a crosspoint switch' [patent_app_type] => 1 [patent_app_number] => 8/390143 [patent_app_country] => US [patent_app_date] => 1995-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 31 [patent_no_of_words] => 21796 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/619/05619713.pdf [firstpage_image] =>[orig_patent_app_number] => 390143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3900591 [patent_doc_number] => 05715392 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-03 [patent_title] => 'Method for managing visual type compatibility in a conferencing network system having heterogeneous hardware' [patent_app_type] => 1 [patent_app_number] => 8/387503 [patent_app_country] => US [patent_app_date] => 1995-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4835 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/715/05715392.pdf [firstpage_image] =>[orig_patent_app_number] => 387503 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3742299 [patent_doc_number] => 05671423 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-23 [patent_title] => 'Device for controlling the switchover of processor operation from an instantaneous status to a subsequent status' [patent_app_type] => 1 [patent_app_number] => 8/381900 [patent_app_country] => US [patent_app_date] => 1995-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2047 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/671/05671423.pdf [firstpage_image] =>[orig_patent_app_number] => 381900 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3677020 [patent_doc_number] => 05598570 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-28 [patent_title] => 'Efficient data allocation management in multiprocessor computer system' [patent_app_type] => 1 [patent_app_number] => 8/386229 [patent_app_country] => US [patent_app_date] => 1995-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 4257 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/598/05598570.pdf [firstpage_image] =>[orig_patent_app_number] => 386229 [rel_patent_id] =>[rel_patent_doc_number] =>)