Vi N Tran

Array ( [id] => 3627035 [patent_doc_number] => 05535405 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-09 [patent_title] => 'Microsequencer bus controller system' [patent_app_type] => 1 [patent_app_number] => 8/172657 [patent_app_country] => US [patent_app_date] => 1993-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 39 [patent_no_of_words] => 15096 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 314 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/535/05535405.pdf [firstpage_image] =>[orig_patent_app_number] => 172657 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3576907 [patent_doc_number] => 05483659 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-09 [patent_title] => 'Apparatus for controlling a signal processing system to operate in high and low speed modes' [patent_app_type] => 1 [patent_app_number] => 8/137213 [patent_app_country] => US [patent_app_date] => 1993-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3379 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/483/05483659.pdf [firstpage_image] =>[orig_patent_app_number] => 137213 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3445297 [patent_doc_number] => 05378067 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-03 [patent_title] => 'Network interface apparatus and method for reducing conflicts through the use of times' [patent_app_type] => 1 [patent_app_number] => 8/126682 [patent_app_country] => US [patent_app_date] => 1993-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3782 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 291 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/378/05378067.pdf [firstpage_image] =>[orig_patent_app_number] => 126682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3602814 [patent_doc_number] => 05488714 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-30 [patent_title] => 'Computer program analyzer for adapting computer programs to different architectures' [patent_app_type] => 1 [patent_app_number] => 8/112631 [patent_app_country] => US [patent_app_date] => 1993-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 10176 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/488/05488714.pdf [firstpage_image] =>[orig_patent_app_number] => 112631 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3852529 [patent_doc_number] => 05761664 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-02 [patent_title] => 'Hierarchical data model for design automation' [patent_app_type] => 1 [patent_app_number] => 8/075241 [patent_app_country] => US [patent_app_date] => 1993-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7718 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/761/05761664.pdf [firstpage_image] =>[orig_patent_app_number] => 075241 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3123129 [patent_doc_number] => 05465369 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-07 [patent_title] => 'Network structure for parallel software processing' [patent_app_type] => 1 [patent_app_number] => 8/075556 [patent_app_country] => US [patent_app_date] => 1993-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2814 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 967 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/465/05465369.pdf [firstpage_image] =>[orig_patent_app_number] => 075556 [rel_patent_id] =>[rel_patent_doc_number] =>)