| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 10035476
[patent_doc_number] => 09076802
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-07-07
[patent_title] => 'Dual-sided film-assist molding process'
[patent_app_type] => utility
[patent_app_number] => 14/037320
[patent_app_country] => US
[patent_app_date] => 2013-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 5790
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14037320
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/037320 | Dual-sided film-assist molding process | Sep 24, 2013 | Issued |
Array
(
[id] => 9928404
[patent_doc_number] => 20150076596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-19
[patent_title] => 'ASYMMETRIC SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/032153
[patent_app_country] => US
[patent_app_date] => 2013-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 6430
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14032153
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/032153 | Semiconductor device having gate dielectric surrounding at least some of channel region and gate electrode surrounding at least some of gate dielectric | Sep 18, 2013 | Issued |
Array
(
[id] => 9928382
[patent_doc_number] => 20150076575
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-19
[patent_title] => 'METHOD AND APPARATUS FOR FORMING AN INTEGRATED CIRCUIT WITH A METALIZED COUPLING CAPACITOR'
[patent_app_type] => utility
[patent_app_number] => 14/031057
[patent_app_country] => US
[patent_app_date] => 2013-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5848
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14031057
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/031057 | Memory cell array including a write-assist circuit and embedded coupling capacitor and method of forming same | Sep 18, 2013 | Issued |
Array
(
[id] => 10882999
[patent_doc_number] => 08907379
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-09
[patent_title] => 'Semiconductor device with a gate electrode having a shape formed based on a slope and gate lower opening and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 14/027213
[patent_app_country] => US
[patent_app_date] => 2013-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 34
[patent_no_of_words] => 11403
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14027213
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/027213 | Semiconductor device with a gate electrode having a shape formed based on a slope and gate lower opening and method of manufacturing the same | Sep 14, 2013 | Issued |
Array
(
[id] => 9990262
[patent_doc_number] => 09035469
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-19
[patent_title] => 'Semiconductor device that controls a negative resistive oscillation and obtains a high amplification output'
[patent_app_type] => utility
[patent_app_number] => 14/026343
[patent_app_country] => US
[patent_app_date] => 2013-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4382
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14026343
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/026343 | Semiconductor device that controls a negative resistive oscillation and obtains a high amplification output | Sep 12, 2013 | Issued |
Array
(
[id] => 10125330
[patent_doc_number] => 09159696
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-13
[patent_title] => 'Plug via formation by patterned plating and polishing'
[patent_app_type] => utility
[patent_app_number] => 14/026158
[patent_app_country] => US
[patent_app_date] => 2013-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4637
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14026158
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/026158 | Plug via formation by patterned plating and polishing | Sep 12, 2013 | Issued |
Array
(
[id] => 10125267
[patent_doc_number] => 09159633
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-13
[patent_title] => 'Test macro for use with a multi-patterning lithography process'
[patent_app_type] => utility
[patent_app_number] => 14/026172
[patent_app_country] => US
[patent_app_date] => 2013-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4734
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14026172
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/026172 | Test macro for use with a multi-patterning lithography process | Sep 12, 2013 | Issued |
Array
(
[id] => 9367363
[patent_doc_number] => 20140077236
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-20
[patent_title] => 'LIGHT EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/025962
[patent_app_country] => US
[patent_app_date] => 2013-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9582
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14025962
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/025962 | Light emitting device including flexible substrate, light emitting element, sealing resin, and adhesion layer | Sep 12, 2013 | Issued |
Array
(
[id] => 9716852
[patent_doc_number] => 20140252550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-11
[patent_title] => 'STACK CAPACITOR STRUCTURE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/026135
[patent_app_country] => US
[patent_app_date] => 2013-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4664
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14026135
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/026135 | STACK CAPACITOR STRUCTURE AND MANUFACTURING METHOD THEREOF | Sep 12, 2013 | Abandoned |
Array
(
[id] => 11280025
[patent_doc_number] => 09496510
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-15
[patent_title] => 'Flexible substrate, method of manufacturing the same, and organic light emitting diode display'
[patent_app_type] => utility
[patent_app_number] => 14/025854
[patent_app_country] => US
[patent_app_date] => 2013-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4584
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14025854
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/025854 | Flexible substrate, method of manufacturing the same, and organic light emitting diode display | Sep 12, 2013 | Issued |
Array
(
[id] => 10100026
[patent_doc_number] => 09136346
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-15
[patent_title] => 'High electron mobility transistor (HEMT) capable of absorbing a stored hole more efficiently'
[patent_app_type] => utility
[patent_app_number] => 14/025961
[patent_app_country] => US
[patent_app_date] => 2013-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 37
[patent_no_of_words] => 7318
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14025961
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/025961 | High electron mobility transistor (HEMT) capable of absorbing a stored hole more efficiently | Sep 12, 2013 | Issued |
Array
(
[id] => 10929732
[patent_doc_number] => 20140332754
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-13
[patent_title] => 'SEMICONDUCTOR LIGHT-EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/025717
[patent_app_country] => US
[patent_app_date] => 2013-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3516
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14025717
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/025717 | SEMICONDUCTOR LIGHT-EMITTING DEVICE | Sep 11, 2013 | Abandoned |
Array
(
[id] => 11781965
[patent_doc_number] => 09391168
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-12
[patent_title] => 'Manufacturing method of a thin film transistor utilizing a pressing mold and active-matrix display devices made therefrom'
[patent_app_type] => utility
[patent_app_number] => 14/025777
[patent_app_country] => US
[patent_app_date] => 2013-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 50
[patent_no_of_words] => 6990
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14025777
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/025777 | Manufacturing method of a thin film transistor utilizing a pressing mold and active-matrix display devices made therefrom | Sep 11, 2013 | Issued |
Array
(
[id] => 9212174
[patent_doc_number] => 20140011351
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-09
[patent_title] => 'Metal Layer End-Cut Flow'
[patent_app_type] => utility
[patent_app_number] => 14/018706
[patent_app_country] => US
[patent_app_date] => 2013-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4101
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14018706
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/018706 | Metal layer end-cut flow | Sep 4, 2013 | Issued |
Array
(
[id] => 9905848
[patent_doc_number] => 20150061048
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-05
[patent_title] => 'Packaged MEMS Device'
[patent_app_type] => utility
[patent_app_number] => 14/011566
[patent_app_country] => US
[patent_app_date] => 2013-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 9046
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14011566
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/011566 | System and method for packaged MEMS device having embedding arrangement, MEMS die, and grille | Aug 26, 2013 | Issued |
Array
(
[id] => 9898715
[patent_doc_number] => 20150053914
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-26
[patent_title] => 'SEMICONDUCTOR STRUCTURE WITH INSULATOR COATING'
[patent_app_type] => utility
[patent_app_number] => 13/972723
[patent_app_country] => US
[patent_app_date] => 2013-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 17711
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13972723
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/972723 | Quantum dots having a nanocrystalline core, a nanocrystalline shell surrounding the core, and an insulator coating for the shell | Aug 20, 2013 | Issued |
Array
(
[id] => 9898950
[patent_doc_number] => 20150054149
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-26
[patent_title] => 'Novel 3D Integration Method Using SOI Substrates And Structures Produced Thereby'
[patent_app_type] => utility
[patent_app_number] => 13/972396
[patent_app_country] => US
[patent_app_date] => 2013-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5969
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13972396
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/972396 | Novel 3D Integration Method Using SOI Substrates And Structures Produced Thereby | Aug 20, 2013 | Abandoned |
Array
(
[id] => 9898950
[patent_doc_number] => 20150054149
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-26
[patent_title] => 'Novel 3D Integration Method Using SOI Substrates And Structures Produced Thereby'
[patent_app_type] => utility
[patent_app_number] => 13/972396
[patent_app_country] => US
[patent_app_date] => 2013-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5969
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13972396
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/972396 | Novel 3D Integration Method Using SOI Substrates And Structures Produced Thereby | Aug 20, 2013 | Abandoned |
Array
(
[id] => 9898849
[patent_doc_number] => 20150054048
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-26
[patent_title] => 'Split-Gate Non-Volatile Memory Cells Having Gap Protection Zones'
[patent_app_type] => utility
[patent_app_number] => 13/970796
[patent_app_country] => US
[patent_app_date] => 2013-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6797
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13970796
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/970796 | Split-gate non-volatile memory cells having gap protection zones | Aug 19, 2013 | Issued |
Array
(
[id] => 9068747
[patent_doc_number] => 20130260503
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'Methods and Apparatuses for Integrated Packaging of Microelectromechanical Devices'
[patent_app_type] => utility
[patent_app_number] => 13/903363
[patent_app_country] => US
[patent_app_date] => 2013-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8935
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13903363
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/903363 | Methods and Apparatuses for Integrated Packaging of Microelectromechanical Devices | May 27, 2013 | Abandoned |