
Victor A. Mandala
Examiner (ID: 6003, Phone: (571)272-1918 , Office: P/2899 )
| Most Active Art Unit | 2899 |
| Art Unit(s) | 2826, 2899 |
| Total Applications | 2126 |
| Issued Applications | 1923 |
| Pending Applications | 101 |
| Abandoned Applications | 137 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16774122
[patent_doc_number] => 10985245
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-20
[patent_title] => Semiconductor device with planar field effect transistor cell
[patent_app_type] => utility
[patent_app_number] => 16/220693
[patent_app_country] => US
[patent_app_date] => 2018-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 6465
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16220693
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/220693 | Semiconductor device with planar field effect transistor cell | Dec 13, 2018 | Issued |
Array
(
[id] => 14164203
[patent_doc_number] => 20190109204
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-11
[patent_title] => Gate Stacks for Stack-Fin Channel I/O Devices and Nanowire Channel Core Devices
[patent_app_type] => utility
[patent_app_number] => 16/201523
[patent_app_country] => US
[patent_app_date] => 2018-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9881
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16201523
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/201523 | Gate stacks for stack-fin channel I/O devices and nanowire channel core devices | Nov 26, 2018 | Issued |
Array
(
[id] => 14138335
[patent_doc_number] => 20190103557
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-04
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 16/191618
[patent_app_country] => US
[patent_app_date] => 2018-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8921
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16191618
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/191618 | Semiconductor memory device and method for manufacturing same | Nov 14, 2018 | Issued |
Array
(
[id] => 14722973
[patent_doc_number] => 20190252550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => SEMICONDUCTOR DEVICE WITH UNDERCUTTED-GATE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/183700
[patent_app_country] => US
[patent_app_date] => 2018-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5154
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16183700
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/183700 | Semiconductor device with undercutted-gate and method of fabricating the same | Nov 6, 2018 | Issued |
Array
(
[id] => 14317545
[patent_doc_number] => 20190148476
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-16
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/155391
[patent_app_country] => US
[patent_app_date] => 2018-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13888
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16155391
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/155391 | Display device | Oct 8, 2018 | Issued |
Array
(
[id] => 16575057
[patent_doc_number] => 10896985
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-19
[patent_title] => Dielectric sidewall structure for quality improvement in GE and SIGE devices
[patent_app_type] => utility
[patent_app_number] => 16/145585
[patent_app_country] => US
[patent_app_date] => 2018-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 25
[patent_no_of_words] => 7259
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16145585
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/145585 | Dielectric sidewall structure for quality improvement in GE and SIGE devices | Sep 27, 2018 | Issued |
Array
(
[id] => 17381259
[patent_doc_number] => 11239292
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Array substrate, display panel, display apparatus and preparation method therefor
[patent_app_type] => utility
[patent_app_number] => 16/476578
[patent_app_country] => US
[patent_app_date] => 2018-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 11138
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16476578
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/476578 | Array substrate, display panel, display apparatus and preparation method therefor | Aug 26, 2018 | Issued |
Array
(
[id] => 16881137
[patent_doc_number] => 11031294
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-08
[patent_title] => Semiconductor device and a method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/102140
[patent_app_country] => US
[patent_app_date] => 2018-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 35
[patent_no_of_words] => 4087
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16102140
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/102140 | Semiconductor device and a method for fabricating the same | Aug 12, 2018 | Issued |
Array
(
[id] => 13598491
[patent_doc_number] => 20180350794
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => ESD PROTECTION CIRCUIT WITH ISOLATED SCR FOR NEGATIVE VOLTAGE OPERATION
[patent_app_type] => utility
[patent_app_number] => 16/053985
[patent_app_country] => US
[patent_app_date] => 2018-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2875
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16053985
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/053985 | ESD protection circuit with isolated SCR for negative voltage operation | Aug 2, 2018 | Issued |
Array
(
[id] => 13598493
[patent_doc_number] => 20180350795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => ESD PROTECTION CIRCUIT WITH ISOLATED SCR FOR NEGATIVE VOLTAGE OPERATION
[patent_app_type] => utility
[patent_app_number] => 16/054037
[patent_app_country] => US
[patent_app_date] => 2018-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2875
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16054037
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/054037 | ESD protection circuit with isolated SCR for negative voltage operation | Aug 2, 2018 | Issued |
Array
(
[id] => 17166249
[patent_doc_number] => 11152361
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-19
[patent_title] => Techniques for achieving multiple transistor fin dimensions on a single die
[patent_app_type] => utility
[patent_app_number] => 16/050590
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 9250
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 300
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16050590
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/050590 | Techniques for achieving multiple transistor fin dimensions on a single die | Jul 30, 2018 | Issued |
Array
(
[id] => 17181410
[patent_doc_number] => 11158659
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-26
[patent_title] => Semiconductor device structure with anti-acid layer and method for forming the same
[patent_app_type] => utility
[patent_app_number] => 16/048780
[patent_app_country] => US
[patent_app_date] => 2018-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 5487
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16048780
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/048780 | Semiconductor device structure with anti-acid layer and method for forming the same | Jul 29, 2018 | Issued |
Array
(
[id] => 13571253
[patent_doc_number] => 20180337174
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-22
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/048744
[patent_app_country] => US
[patent_app_date] => 2018-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6900
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16048744
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/048744 | Semiconductor device structure and method for forming the same | Jul 29, 2018 | Issued |
Array
(
[id] => 15369839
[patent_doc_number] => 20200020684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => 3DIC STRUCTURE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/035702
[patent_app_country] => US
[patent_app_date] => 2018-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8387
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16035702
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/035702 | 3DIC structure and method of fabricating the same | Jul 14, 2018 | Issued |
Array
(
[id] => 15369987
[patent_doc_number] => 20200020758
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => ARRAY SUBSTRATE, DISPLAY PANEL, DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/335332
[patent_app_country] => US
[patent_app_date] => 2018-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4667
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16335332
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/335332 | Array substrate, display panel, display device and manufacturing method thereof | Jul 5, 2018 | Issued |
Array
(
[id] => 13599139
[patent_doc_number] => 20180351118
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/985739
[patent_app_country] => US
[patent_app_date] => 2018-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2919
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15985739
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/985739 | DISPLAY DEVICE | May 21, 2018 | Abandoned |
Array
(
[id] => 16372599
[patent_doc_number] => 10804365
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-13
[patent_title] => Semiconductor device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/985730
[patent_app_country] => US
[patent_app_date] => 2018-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3267
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15985730
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/985730 | Semiconductor device and method for fabricating the same | May 21, 2018 | Issued |
Array
(
[id] => 16739041
[patent_doc_number] => 10964707
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-30
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/985817
[patent_app_country] => US
[patent_app_date] => 2018-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 10073
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15985817
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/985817 | Semiconductor device | May 21, 2018 | Issued |
Array
(
[id] => 14631333
[patent_doc_number] => 20190229036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => SOLID-STATE STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/985727
[patent_app_country] => US
[patent_app_date] => 2018-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5158
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15985727
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/985727 | Solid-state storage device | May 21, 2018 | Issued |
Array
(
[id] => 16819918
[patent_doc_number] => 11004756
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/953521
[patent_app_country] => US
[patent_app_date] => 2018-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 2251
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15953521
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/953521 | Semiconductor device | Apr 15, 2018 | Issued |