
Vijay Shankar
Examiner (ID: 12871, Phone: (571)272-7682 , Office: P/2697 )
| Most Active Art Unit | 2624 |
| Art Unit(s) | 2697, 2775, 2673, 2777, 2607, 2787, 2605, 2629, 2624, 2778, 2622, 2614, 2743 |
| Total Applications | 2648 |
| Issued Applications | 2179 |
| Pending Applications | 283 |
| Abandoned Applications | 214 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17745638
[patent_doc_number] => 11393719
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-19
[patent_title] => Method of manufacturing semiconductor device, substrate processing apparatus and recording medium
[patent_app_type] => utility
[patent_app_number] => 16/990683
[patent_app_country] => US
[patent_app_date] => 2020-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 11211
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16990683
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/990683 | Method of manufacturing semiconductor device, substrate processing apparatus and recording medium | Aug 10, 2020 | Issued |
Array
(
[id] => 17745745
[patent_doc_number] => 11393827
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-19
[patent_title] => Methods of fabricating semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/939446
[patent_app_country] => US
[patent_app_date] => 2020-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 56
[patent_figures_cnt] => 61
[patent_no_of_words] => 9175
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 557
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16939446
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/939446 | Methods of fabricating semiconductor device | Jul 26, 2020 | Issued |
Array
(
[id] => 17278126
[patent_doc_number] => 20210384324
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-09
[patent_title] => INTEGRATED CIRCUIT DEVICES INCLUDING AN ELEMENT HAVING A NON-LINEAR SHAPED UPPER SURFACE AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/947247
[patent_app_country] => US
[patent_app_date] => 2020-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5299
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16947247
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/947247 | Integrated circuit devices including an element having a non-linear shaped upper surface and methods of forming the same | Jul 23, 2020 | Issued |
Array
(
[id] => 16425232
[patent_doc_number] => 20200350430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-05
[patent_title] => Source/Drain Junction Formation
[patent_app_type] => utility
[patent_app_number] => 16/933255
[patent_app_country] => US
[patent_app_date] => 2020-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7184
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16933255
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/933255 | Source/drain junction formation | Jul 19, 2020 | Issued |
Array
(
[id] => 16586386
[patent_doc_number] => 20210020788
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-21
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/929712
[patent_app_country] => US
[patent_app_date] => 2020-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2632
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16929712
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/929712 | Semiconductor device | Jul 14, 2020 | Issued |
Array
(
[id] => 18969377
[patent_doc_number] => 11903189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-13
[patent_title] => Three-dimensional memory and fabricating method thereof
[patent_app_type] => utility
[patent_app_number] => 16/924903
[patent_app_country] => US
[patent_app_date] => 2020-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 7403
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16924903
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/924903 | Three-dimensional memory and fabricating method thereof | Jul 8, 2020 | Issued |
Array
(
[id] => 16911381
[patent_doc_number] => 11043430
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-22
[patent_title] => Semiconductor device having work-function metal and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 16/921037
[patent_app_country] => US
[patent_app_date] => 2020-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 35
[patent_no_of_words] => 12211
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16921037
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/921037 | Semiconductor device having work-function metal and method of forming the same | Jul 5, 2020 | Issued |
Array
(
[id] => 17840935
[patent_doc_number] => 20220278241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-01
[patent_title] => Tuning method for active metamaterials using IGZO Schottky diodes
[patent_app_type] => utility
[patent_app_number] => 17/753192
[patent_app_country] => US
[patent_app_date] => 2020-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3784
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 13
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17753192
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/753192 | Tuning method for active metamaterials using IGZO Schottky diodes | Jun 27, 2020 | Issued |
Array
(
[id] => 18205468
[patent_doc_number] => 11587873
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-21
[patent_title] => Binary metal liner layers
[patent_app_type] => utility
[patent_app_number] => 16/909148
[patent_app_country] => US
[patent_app_date] => 2020-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 7635
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16909148
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/909148 | Binary metal liner layers | Jun 22, 2020 | Issued |
Array
(
[id] => 16578857
[patent_doc_number] => 20210013258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-14
[patent_title] => SYSTEMS AND METHODS FOR TRANSFER OF MICRO-DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/908462
[patent_app_country] => US
[patent_app_date] => 2020-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8429
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16908462
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/908462 | Systems and methods for transfer of micro-devices | Jun 21, 2020 | Issued |
Array
(
[id] => 16731447
[patent_doc_number] => 20210098595
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => FERROELECTRIC THIN-FILM STRUCTURES, METHODS OF MANUFACTURING THE SAME, AND ELECTRONIC DEVICES INCLUDING THE FERROELECTRIC THIN-FILM STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/890231
[patent_app_country] => US
[patent_app_date] => 2020-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11433
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16890231
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/890231 | Ferroelectric thin-film structures, methods of manufacturing the same, and electronic devices including the ferroelectric thin-film structures | Jun 1, 2020 | Issued |
Array
(
[id] => 16827869
[patent_doc_number] => 20210143162
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-13
[patent_title] => SEMICONDUCTOR MEMORY DEVICE INCLUDING CAPACITOR
[patent_app_type] => utility
[patent_app_number] => 16/886898
[patent_app_country] => US
[patent_app_date] => 2020-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9789
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16886898
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/886898 | Semiconductor memory device including capacitor | May 28, 2020 | Issued |
Array
(
[id] => 17203836
[patent_doc_number] => 20210343931
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/882552
[patent_app_country] => US
[patent_app_date] => 2020-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2159
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16882552
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/882552 | Semiconductor device and method for fabricating the same | May 24, 2020 | Issued |
Array
(
[id] => 16471780
[patent_doc_number] => 20200373318
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => LINER FOR V-NAND WORD LINE STACK
[patent_app_type] => utility
[patent_app_number] => 16/876280
[patent_app_country] => US
[patent_app_date] => 2020-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7561
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16876280
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/876280 | Liner for V-NAND word line stack | May 17, 2020 | Issued |
Array
(
[id] => 18016413
[patent_doc_number] => 11508720
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-22
[patent_title] => Memory device including alignment layer and semiconductor process method thereof
[patent_app_type] => utility
[patent_app_number] => 16/872380
[patent_app_country] => US
[patent_app_date] => 2020-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 3634
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16872380
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/872380 | Memory device including alignment layer and semiconductor process method thereof | May 11, 2020 | Issued |
Array
(
[id] => 17456044
[patent_doc_number] => 11270911
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-08
[patent_title] => Doping of metal barrier layers
[patent_app_type] => utility
[patent_app_number] => 16/867990
[patent_app_country] => US
[patent_app_date] => 2020-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 8794
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16867990
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/867990 | Doping of metal barrier layers | May 5, 2020 | Issued |
Array
(
[id] => 16959272
[patent_doc_number] => 11063156
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-07-13
[patent_title] => Memory device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/858746
[patent_app_country] => US
[patent_app_date] => 2020-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 5175
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16858746
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/858746 | Memory device and manufacturing method thereof | Apr 26, 2020 | Issued |
Array
(
[id] => 17174363
[patent_doc_number] => 20210328034
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => FLASH MEMORY DEVICE INCLUDING A BURIED FLOATING GATE AND A BURIED ERASE GATE AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/852654
[patent_app_country] => US
[patent_app_date] => 2020-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9750
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16852654
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/852654 | Flash memory device including a buried floating gate and a buried erase gate and methods of forming the same | Apr 19, 2020 | Issued |
Array
(
[id] => 17047970
[patent_doc_number] => 11101160
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Device packaging using a recyclable carrier substrate
[patent_app_type] => utility
[patent_app_number] => 16/845455
[patent_app_country] => US
[patent_app_date] => 2020-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 7827
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16845455
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/845455 | Device packaging using a recyclable carrier substrate | Apr 9, 2020 | Issued |
Array
(
[id] => 16180654
[patent_doc_number] => 20200227623
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => ASSEMBLY OF PIEZOELECTRIC MATERIAL SUBSTRATE AND SUPPORT SUBSTRATE, AND METHOD FOR MANUFACTURING SAID ASSEMBLY
[patent_app_type] => utility
[patent_app_number] => 16/834159
[patent_app_country] => US
[patent_app_date] => 2020-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5175
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16834159
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/834159 | Assembly of piezoelectric material substrate and support substrate, and method for manufacturing said assembly | Mar 29, 2020 | Issued |