Viktor Simkovic

Array ( [id] => 4257893 [patent_doc_number] => 06204098 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-20 [patent_title] => 'Method of formation in a silicon wafer of an insulated well' [patent_app_type] => 1 [patent_app_number] => 9/426221 [patent_app_country] => US [patent_app_date] => 1999-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 19 [patent_no_of_words] => 3200 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/204/06204098.pdf [firstpage_image] =>[orig_patent_app_number] => 426221 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1297433 [patent_doc_number] => 06627518 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-30 [patent_title] => 'Method for making three-dimensional device' [patent_app_type] => B1 [patent_app_number] => 09/403342 [patent_app_country] => US [patent_app_date] => 1999-10-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 20 [patent_no_of_words] => 11922 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/627/06627518.pdf [firstpage_image] =>[orig_patent_app_number] => 09403342 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4302292 [patent_doc_number] => 06187616 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-13 [patent_title] => 'Method for fabricating semiconductor device and heat treatment apparatus' [patent_app_type] => 1 [patent_app_number] => 9/402891 [patent_app_country] => US [patent_app_date] => 1999-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 11045 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/187/06187616.pdf [firstpage_image] =>[orig_patent_app_number] => 402891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4378092 [patent_doc_number] => 06303471 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-16 [patent_title] => 'Method of manufacturing semiconductor device having reinforcing member and method of manufacturing IC card using the device' [patent_app_type] => 1 [patent_app_number] => 9/416820 [patent_app_country] => US [patent_app_date] => 1999-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 17 [patent_no_of_words] => 4554 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/303/06303471.pdf [firstpage_image] =>[orig_patent_app_number] => 416820 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4257516 [patent_doc_number] => 06204071 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-20 [patent_title] => 'Method of fabrication of striped magnetoresistive (SMR) and dual stripe magnetoresistive (DSMR) heads with anti-parallel exchange configuration' [patent_app_type] => 1 [patent_app_number] => 9/408491 [patent_app_country] => US [patent_app_date] => 1999-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3089 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/204/06204071.pdf [firstpage_image] =>[orig_patent_app_number] => 408491 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4258327 [patent_doc_number] => 06258631 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-10 [patent_title] => 'Semiconductor package and the manufacturing method' [patent_app_type] => 1 [patent_app_number] => 9/408024 [patent_app_country] => US [patent_app_date] => 1999-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 3923 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/258/06258631.pdf [firstpage_image] =>[orig_patent_app_number] => 408024 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4354216 [patent_doc_number] => 06200835 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-13 [patent_title] => 'Methods of forming conductive polysilicon lines and bottom gated thin film transistors, and conductive polysilicon lines and thin film transistors' [patent_app_type] => 1 [patent_app_number] => 9/406201 [patent_app_country] => US [patent_app_date] => 1999-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 2529 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/200/06200835.pdf [firstpage_image] =>[orig_patent_app_number] => 406201 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1532399 [patent_doc_number] => 06410374 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-25 [patent_title] => 'Method of crystallizing a semiconductor layer in a MIS transistor' [patent_app_type] => B1 [patent_app_number] => 09/409662 [patent_app_country] => US [patent_app_date] => 1999-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 42 [patent_no_of_words] => 5447 [patent_no_of_claims] => 58 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/410/06410374.pdf [firstpage_image] =>[orig_patent_app_number] => 09409662 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4235779 [patent_doc_number] => 06143629 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-07 [patent_title] => 'Process for producing semiconductor substrate' [patent_app_type] => 1 [patent_app_number] => 9/389361 [patent_app_country] => US [patent_app_date] => 1999-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 24 [patent_no_of_words] => 19508 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/143/06143629.pdf [firstpage_image] =>[orig_patent_app_number] => 389361 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1440977 [patent_doc_number] => 06335231 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-01 [patent_title] => 'Method of fabricating a high reliable SOI substrate' [patent_app_type] => B1 [patent_app_number] => 09/386782 [patent_app_country] => US [patent_app_date] => 1999-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 36 [patent_no_of_words] => 7791 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/335/06335231.pdf [firstpage_image] =>[orig_patent_app_number] => 09386782 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4086653 [patent_doc_number] => 06133076 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-17 [patent_title] => 'Manufacturing method of semiconductor' [patent_app_type] => 1 [patent_app_number] => 9/379981 [patent_app_country] => US [patent_app_date] => 1999-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 16 [patent_no_of_words] => 7870 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/133/06133076.pdf [firstpage_image] =>[orig_patent_app_number] => 379981 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4269282 [patent_doc_number] => 06245590 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-12 [patent_title] => 'Frequency tunable resonant scanner and method of making' [patent_app_type] => 1 [patent_app_number] => 9/369674 [patent_app_country] => US [patent_app_date] => 1999-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 42 [patent_no_of_words] => 17473 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/245/06245590.pdf [firstpage_image] =>[orig_patent_app_number] => 369674 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4246043 [patent_doc_number] => 06136667 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-24 [patent_title] => 'Method for bonding two crystalline substrates together' [patent_app_type] => 1 [patent_app_number] => 9/369682 [patent_app_country] => US [patent_app_date] => 1999-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 3549 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 213 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/136/06136667.pdf [firstpage_image] =>[orig_patent_app_number] => 369682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4168517 [patent_doc_number] => 06140146 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-31 [patent_title] => 'Automated RFID transponder manufacturing on flexible tape substrates' [patent_app_type] => 1 [patent_app_number] => 9/365792 [patent_app_country] => US [patent_app_date] => 1999-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 17 [patent_no_of_words] => 4314 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/140/06140146.pdf [firstpage_image] =>[orig_patent_app_number] => 365792 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4145756 [patent_doc_number] => 06063678 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-16 [patent_title] => 'Fabrication of lateral RF MOS devices with enhanced RF properties' [patent_app_type] => 1 [patent_app_number] => 9/366612 [patent_app_country] => US [patent_app_date] => 1999-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 19 [patent_no_of_words] => 6565 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/063/06063678.pdf [firstpage_image] =>[orig_patent_app_number] => 366612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4271386 [patent_doc_number] => 06323108 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-27 [patent_title] => 'Fabrication ultra-thin bonded semiconductor layers' [patent_app_type] => 1 [patent_app_number] => 9/373031 [patent_app_country] => US [patent_app_date] => 1999-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 5353 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/323/06323108.pdf [firstpage_image] =>[orig_patent_app_number] => 373031 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4214218 [patent_doc_number] => 06110766 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Methods of fabricating aluminum gates by implanting ions to form composite layers' [patent_app_type] => 1 [patent_app_number] => 9/352071 [patent_app_country] => US [patent_app_date] => 1999-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 3625 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/110/06110766.pdf [firstpage_image] =>[orig_patent_app_number] => 352071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4130732 [patent_doc_number] => 06146929 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'Method for manufacturing semiconductor device using multiple steps continuously without exposing substrate to the atmosphere' [patent_app_type] => 1 [patent_app_number] => 9/347862 [patent_app_country] => US [patent_app_date] => 1999-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 19 [patent_no_of_words] => 11467 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/146/06146929.pdf [firstpage_image] =>[orig_patent_app_number] => 347862 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4344420 [patent_doc_number] => 06284629 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Method of fabricating an SOI wafer and SOI wafer fabricated by the method' [patent_app_type] => 1 [patent_app_number] => 9/343074 [patent_app_country] => US [patent_app_date] => 1999-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 4559 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/284/06284629.pdf [firstpage_image] =>[orig_patent_app_number] => 343074 [rel_patent_id] =>[rel_patent_doc_number] =>)