Vincent A. Millin

Array ( [id] => 680091 [patent_doc_number] => 07089409 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-08 [patent_title] => 'Interface to a memory system for a processor having a replay system' [patent_app_type] => utility [patent_app_number] => 10/690634 [patent_app_country] => US [patent_app_date] => 2003-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 8184 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/089/07089409.pdf [firstpage_image] =>[orig_patent_app_number] => 10690634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 498085 [patent_doc_number] => 07216217 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-05-08 [patent_title] => 'Programmable processor with group floating-point operations' [patent_app_type] => utility [patent_app_number] => 10/646787 [patent_app_country] => US [patent_app_date] => 2003-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 148 [patent_figures_cnt] => 151 [patent_no_of_words] => 24479 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/216/07216217.pdf [firstpage_image] =>[orig_patent_app_number] => 10646787 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7442400 [patent_doc_number] => 20040210679 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-21 [patent_title] => 'Command ordering based on dependencies' [patent_app_type] => new [patent_app_number] => 10/401258 [patent_app_country] => US [patent_app_date] => 2003-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4530 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0210/20040210679.pdf [firstpage_image] =>[orig_patent_app_number] => 10401258 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7476985 [patent_doc_number] => 20040098564 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-20 [patent_title] => 'Status register update logic optimization' [patent_app_type] => new [patent_app_number] => 10/294577 [patent_app_country] => US [patent_app_date] => 2002-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2552 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0098/20040098564.pdf [firstpage_image] =>[orig_patent_app_number] => 10294577 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6953879 [patent_doc_number] => 20050228974 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-13 [patent_title] => 'Apparatus and method for masked move to and from flags register in a processor' [patent_app_type] => utility [patent_app_number] => 10/279206 [patent_app_country] => US [patent_app_date] => 2002-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5183 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20050228974.pdf [firstpage_image] =>[orig_patent_app_number] => 10279206 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7233183 [patent_doc_number] => 20050262330 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-24 [patent_title] => 'Apparatus and method for masked move to and from flags register in a processor' [patent_app_type] => utility [patent_app_number] => 10/279207 [patent_app_country] => US [patent_app_date] => 2002-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5184 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0262/20050262330.pdf [firstpage_image] =>[orig_patent_app_number] => 10279207 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 685457 [patent_doc_number] => 07082519 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-25 [patent_title] => 'System and method for instruction level multithreading scheduling in a embedded processor' [patent_app_type] => utility [patent_app_number] => 10/263068 [patent_app_country] => US [patent_app_date] => 2002-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 19 [patent_no_of_words] => 7818 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/082/07082519.pdf [firstpage_image] =>[orig_patent_app_number] => 10263068 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6715322 [patent_doc_number] => 20030026670 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-06 [patent_title] => 'Self-cleaning drill chuck' [patent_app_type] => new [patent_app_number] => 10/245609 [patent_app_country] => US [patent_app_date] => 2002-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4455 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0026/20030026670.pdf [firstpage_image] =>[orig_patent_app_number] => 10245609 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1275487 [patent_doc_number] => 06637306 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-10-28 [patent_title] => 'Lathe assembly and method of operating the lathe assembly' [patent_app_type] => B2 [patent_app_number] => 10/237838 [patent_app_country] => US [patent_app_date] => 2002-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 18 [patent_no_of_words] => 5740 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/637/06637306.pdf [firstpage_image] =>[orig_patent_app_number] => 10237838 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7605693 [patent_doc_number] => 07100029 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-29 [patent_title] => 'Performing repeat string operations' [patent_app_type] => utility [patent_app_number] => 10/233155 [patent_app_country] => US [patent_app_date] => 2002-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 5283 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/100/07100029.pdf [firstpage_image] =>[orig_patent_app_number] => 10233155 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 582435 [patent_doc_number] => 07162620 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-01-09 [patent_title] => 'Methods and apparatus for multi-processing execution of computer instructions' [patent_app_type] => utility [patent_app_number] => 10/202355 [patent_app_country] => US [patent_app_date] => 2002-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5688 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/162/07162620.pdf [firstpage_image] =>[orig_patent_app_number] => 10202355 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 757697 [patent_doc_number] => 07024539 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-04 [patent_title] => 'Resistor identification configuration circuitry and associated method' [patent_app_type] => utility [patent_app_number] => 10/190136 [patent_app_country] => US [patent_app_date] => 2002-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 9327 [patent_no_of_claims] => 55 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/024/07024539.pdf [firstpage_image] =>[orig_patent_app_number] => 10190136 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 757707 [patent_doc_number] => 07024542 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-04 [patent_title] => 'System and method of reducing the number of copies from alias registers to real registers in the commitment of instructions' [patent_app_type] => utility [patent_app_number] => 10/183096 [patent_app_country] => US [patent_app_date] => 2002-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 5604 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/024/07024542.pdf [firstpage_image] =>[orig_patent_app_number] => 10183096 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 680077 [patent_doc_number] => 07089403 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-08 [patent_title] => 'System and method for using hardware performance monitors to evaluate and modify the behavior of an application during execution of the application' [patent_app_type] => utility [patent_app_number] => 10/180811 [patent_app_country] => US [patent_app_date] => 2002-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 9777 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/089/07089403.pdf [firstpage_image] =>[orig_patent_app_number] => 10180811 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7174958 [patent_doc_number] => 20040078656 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-22 [patent_title] => 'Method of saving/restoring processor state after entering/exiting debug mode' [patent_app_type] => new [patent_app_number] => 10/064253 [patent_app_country] => US [patent_app_date] => 2002-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2686 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0078/20040078656.pdf [firstpage_image] =>[orig_patent_app_number] => 10064253 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6826347 [patent_doc_number] => 20030236969 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-25 [patent_title] => 'Method and apparatus of branch prediction' [patent_app_type] => new [patent_app_number] => 10/178555 [patent_app_country] => US [patent_app_date] => 2002-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2350 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0236/20030236969.pdf [firstpage_image] =>[orig_patent_app_number] => 10178555 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6826345 [patent_doc_number] => 20030236967 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-25 [patent_title] => 'Intra-instruction fusion' [patent_app_type] => new [patent_app_number] => 10/180387 [patent_app_country] => US [patent_app_date] => 2002-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4278 [patent_no_of_claims] => 61 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0236/20030236967.pdf [firstpage_image] =>[orig_patent_app_number] => 10180387 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6826341 [patent_doc_number] => 20030236963 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-25 [patent_title] => 'Method for fetching word instruction in a word-based processor and circuit to perform the same' [patent_app_type] => new [patent_app_number] => 10/064239 [patent_app_country] => US [patent_app_date] => 2002-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3271 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0236/20030236963.pdf [firstpage_image] =>[orig_patent_app_number] => 10064239 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6335936 [patent_doc_number] => 20020199081 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'Data processing system and control method' [patent_app_type] => new [patent_app_number] => 10/175446 [patent_app_country] => US [patent_app_date] => 2002-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 9538 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0199/20020199081.pdf [firstpage_image] =>[orig_patent_app_number] => 10175446 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6826343 [patent_doc_number] => 20030236965 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-25 [patent_title] => 'Instruction set extension using operand bearing NOP instructions' [patent_app_type] => new [patent_app_number] => 10/176020 [patent_app_country] => US [patent_app_date] => 2002-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5506 [patent_no_of_claims] => 56 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0236/20030236965.pdf [firstpage_image] =>[orig_patent_app_number] => 10176020 [rel_patent_id] =>[rel_patent_doc_number] =>)