Vincent P. Canney

Array ( [id] => 3842387 [patent_doc_number] => 05760985 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-02 [patent_title] => 'Erasing device' [patent_app_type] => 1 [patent_app_number] => 8/468572 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 2647 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 343 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/760/05760985.pdf [firstpage_image] =>[orig_patent_app_number] => 468572 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3715805 [patent_doc_number] => 05675725 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-10-07 [patent_title] => 'Computer backup system operable with open files' [patent_app_type] => 1 [patent_app_number] => 8/465925 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 7710 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/675/05675725.pdf [firstpage_image] =>[orig_patent_app_number] => 465925 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3623789 [patent_doc_number] => 05566194 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-15 [patent_title] => 'Method and apparatus to improve read reliability in semiconductor memories' [patent_app_type] => 1 [patent_app_number] => 8/471139 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 6802 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/566/05566194.pdf [firstpage_image] =>[orig_patent_app_number] => 471139 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3515475 [patent_doc_number] => 05570245 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-29 [patent_title] => 'Data erasing device erasing designated data' [patent_app_type] => 1 [patent_app_number] => 8/465943 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3651 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/570/05570245.pdf [firstpage_image] =>[orig_patent_app_number] => 465943 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3704015 [patent_doc_number] => 05651011 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-22 [patent_title] => 'Method and apparatus for initiating and controlling test modes within an integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/456534 [patent_app_country] => US [patent_app_date] => 1995-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5060 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/651/05651011.pdf [firstpage_image] =>[orig_patent_app_number] => 456534 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3560870 [patent_doc_number] => 05546534 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-13 [patent_title] => 'Method of operating a computer system' [patent_app_type] => 1 [patent_app_number] => 8/456370 [patent_app_country] => US [patent_app_date] => 1995-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3788 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 274 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/546/05546534.pdf [firstpage_image] =>[orig_patent_app_number] => 456370 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3598618 [patent_doc_number] => 05497381 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-05 [patent_title] => 'Bitstream defect analysis method for integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/458020 [patent_app_country] => US [patent_app_date] => 1995-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 14 [patent_no_of_words] => 5170 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/497/05497381.pdf [firstpage_image] =>[orig_patent_app_number] => 458020 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3692110 [patent_doc_number] => 05633877 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-27 [patent_title] => 'Programmable built-in self test method and controller for arrays' [patent_app_type] => 1 [patent_app_number] => 8/450585 [patent_app_country] => US [patent_app_date] => 1995-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2647 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/633/05633877.pdf [firstpage_image] =>[orig_patent_app_number] => 450585 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3633792 [patent_doc_number] => 05594742 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-01-14 [patent_title] => 'Bidirectional trellis coding' [patent_app_type] => 1 [patent_app_number] => 8/453092 [patent_app_country] => US [patent_app_date] => 1995-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 19 [patent_no_of_words] => 9083 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/594/05594742.pdf [firstpage_image] =>[orig_patent_app_number] => 453092 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3538145 [patent_doc_number] => 05541935 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-30 [patent_title] => 'Integrated circuit with test signal buses and test control circuits' [patent_app_type] => 1 [patent_app_number] => 8/450726 [patent_app_country] => US [patent_app_date] => 1995-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 7 [patent_no_of_words] => 3418 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/541/05541935.pdf [firstpage_image] =>[orig_patent_app_number] => 450726 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3563815 [patent_doc_number] => 05574732 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-12 [patent_title] => 'Test pattern generator' [patent_app_type] => 1 [patent_app_number] => 8/439968 [patent_app_country] => US [patent_app_date] => 1995-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2382 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 232 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/574/05574732.pdf [firstpage_image] =>[orig_patent_app_number] => 439968 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3517389 [patent_doc_number] => 05570375 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-29 [patent_title] => 'IEEE Std. 1149.1 boundary scan circuit capable of built-in self-testing' [patent_app_type] => 1 [patent_app_number] => 8/438417 [patent_app_country] => US [patent_app_date] => 1995-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 18 [patent_no_of_words] => 6058 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/570/05570375.pdf [firstpage_image] =>[orig_patent_app_number] => 438417 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3537236 [patent_doc_number] => 05528603 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-18 [patent_title] => 'Apparatus and method for testing an integrated circuit using a voltage reference potential and a reference integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/431952 [patent_app_country] => US [patent_app_date] => 1995-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1696 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/528/05528603.pdf [firstpage_image] =>[orig_patent_app_number] => 431952 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3597492 [patent_doc_number] => 05553082 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-03 [patent_title] => 'Built-in self-test for logic circuitry at memory array output' [patent_app_type] => 1 [patent_app_number] => 8/432310 [patent_app_country] => US [patent_app_date] => 1995-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6775 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/553/05553082.pdf [firstpage_image] =>[orig_patent_app_number] => 432310 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3601077 [patent_doc_number] => 05586124 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-17 [patent_title] => 'Strongly fail-safe interface based on concurrent checking' [patent_app_type] => 1 [patent_app_number] => 8/428228 [patent_app_country] => US [patent_app_date] => 1995-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 18 [patent_no_of_words] => 7399 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/586/05586124.pdf [firstpage_image] =>[orig_patent_app_number] => 428228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3528873 [patent_doc_number] => 05530600 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-25 [patent_title] => 'Signal processing system including adaptive read equalizer with shut off mode for disk drives' [patent_app_type] => 1 [patent_app_number] => 8/430321 [patent_app_country] => US [patent_app_date] => 1995-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 6133 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/530/05530600.pdf [firstpage_image] =>[orig_patent_app_number] => 430321 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3775977 [patent_doc_number] => 05844916 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-01 [patent_title] => 'Built in access time comparator' [patent_app_type] => 1 [patent_app_number] => 8/429544 [patent_app_country] => US [patent_app_date] => 1995-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2058 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/844/05844916.pdf [firstpage_image] =>[orig_patent_app_number] => 429544 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3605372 [patent_doc_number] => 05522030 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-28 [patent_title] => 'Fault control system for communications buses in multi-processor system' [patent_app_type] => 1 [patent_app_number] => 8/418154 [patent_app_country] => US [patent_app_date] => 1995-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 4129 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 324 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/522/05522030.pdf [firstpage_image] =>[orig_patent_app_number] => 418154 [rel_patent_id] =>[rel_patent_doc_number] =>)