
Vincent Wall
Examiner (ID: 2321, Phone: (571)272-9567 , Office: P/2893 )
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2898, 2822, 2893 |
| Total Applications | 913 |
| Issued Applications | 516 |
| Pending Applications | 125 |
| Abandoned Applications | 304 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19546680
[patent_doc_number] => 20240363716
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => THIN FILM TRANSISTOR INCLUDING A COMPOSITIONALLY-GRADED GATE DIELECTRIC AND METHODS FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/770929
[patent_app_country] => US
[patent_app_date] => 2024-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14655
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18770929
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/770929 | THIN FILM TRANSISTOR INCLUDING A COMPOSITIONALLY-GRADED GATE DIELECTRIC AND METHODS FOR FORMING THE SAME | Jul 11, 2024 | Pending |
Array
(
[id] => 19515947
[patent_doc_number] => 20240347633
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => INTERFACIAL DUAL PASSIVATION LAYER FOR A FERROELECTRIC DEVICE AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/757386
[patent_app_country] => US
[patent_app_date] => 2024-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10713
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18757386
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/757386 | INTERFACIAL DUAL PASSIVATION LAYER FOR A FERROELECTRIC DEVICE AND METHODS OF FORMING THE SAME | Jun 26, 2024 | Pending |
Array
(
[id] => 19486666
[patent_doc_number] => 20240334708
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE WITH FERROELECTRIC MATERIAL
[patent_app_type] => utility
[patent_app_number] => 18/742325
[patent_app_country] => US
[patent_app_date] => 2024-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7896
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18742325
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/742325 | THREE-DIMENSIONAL MEMORY DEVICE WITH FERROELECTRIC MATERIAL | Jun 12, 2024 | Pending |
Array
(
[id] => 19468257
[patent_doc_number] => 20240321927
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => IMAGING DEVICE, MANUFACTURING METHOD, AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/680445
[patent_app_country] => US
[patent_app_date] => 2024-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 28425
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18680445
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/680445 | IMAGING DEVICE, MANUFACTURING METHOD, AND ELECTRONIC DEVICE | May 30, 2024 | Pending |
Array
(
[id] => 19470565
[patent_doc_number] => 20240324235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => FERROELECTRIC MEMORY DEVICE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/677952
[patent_app_country] => US
[patent_app_date] => 2024-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11567
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18677952
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/677952 | FERROELECTRIC MEMORY DEVICE AND METHOD OF FORMING THE SAME | May 29, 2024 | Pending |
Array
(
[id] => 19468376
[patent_doc_number] => 20240322046
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/675249
[patent_app_country] => US
[patent_app_date] => 2024-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 61244
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 307
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18675249
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/675249 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME | May 27, 2024 | Pending |
Array
(
[id] => 19407360
[patent_doc_number] => 20240290871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => Forming 3D Transistors Using 2D Van Der WAALS Materials
[patent_app_type] => utility
[patent_app_number] => 18/657927
[patent_app_country] => US
[patent_app_date] => 2024-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6418
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18657927
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/657927 | Forming 3D Transistors Using 2D Van Der WAALS Materials | May 7, 2024 | Pending |
Array
(
[id] => 19407625
[patent_doc_number] => 20240291136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => Three-dimensional Heterogeneous Integrated Millimeter-wave System Package Structure
[patent_app_type] => utility
[patent_app_number] => 18/658201
[patent_app_country] => US
[patent_app_date] => 2024-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5402
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 280
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18658201
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/658201 | Three-dimensional Heterogeneous Integrated Millimeter-wave System Package Structure | May 7, 2024 | Abandoned |
Array
(
[id] => 19366126
[patent_doc_number] => 20240268160
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => DISPLAY DEVICE, DISPLAY PANEL AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/641532
[patent_app_country] => US
[patent_app_date] => 2024-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23380
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18641532
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/641532 | DISPLAY DEVICE, DISPLAY PANEL AND MANUFACTURING METHOD THEREOF | Apr 21, 2024 | Pending |
Array
(
[id] => 20582876
[patent_doc_number] => 12575137
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-10
[patent_title] => Thin film transistor including a compositionally-modulated active region and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 18/630585
[patent_app_country] => US
[patent_app_date] => 2024-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 115
[patent_no_of_words] => 14687
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18630585
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/630585 | Thin film transistor including a compositionally-modulated active region and methods for forming the same | Apr 8, 2024 | Issued |
Array
(
[id] => 19288044
[patent_doc_number] => 20240224527
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => MEMORY DEVICE BASED ON IGO CHANNEL LAYER AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/609871
[patent_app_country] => US
[patent_app_date] => 2024-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4187
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18609871
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/609871 | MEMORY DEVICE BASED ON IGO CHANNEL LAYER AND METHOD OF FABRICATING THE SAME | Mar 18, 2024 | Pending |
Array
(
[id] => 19286024
[patent_doc_number] => 20240222502
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => VERTICAL TRANSISTOR AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/607547
[patent_app_country] => US
[patent_app_date] => 2024-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12008
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18607547
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/607547 | VERTICAL TRANSISTOR AND METHOD FOR FABRICATING THE SAME | Mar 17, 2024 | Pending |
Array
(
[id] => 19269662
[patent_doc_number] => 20240213367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => TWO-DIMENSIONAL (2D) MATERIAL FOR OXIDE SEMICONDUCTOR (OS) FERROELECTRIC FIELD-EFFECT TRANSISTOR (FEFET) DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/597981
[patent_app_country] => US
[patent_app_date] => 2024-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9820
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18597981
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/597981 | TWO-DIMENSIONAL (2D) MATERIAL FOR OXIDE SEMICONDUCTOR (OS) FERROELECTRIC FIELD-EFFECT TRANSISTOR (FEFET) DEVICE | Mar 6, 2024 | Pending |
Array
(
[id] => 19335741
[patent_doc_number] => 20240250171
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/595429
[patent_app_country] => US
[patent_app_date] => 2024-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12879
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18595429
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/595429 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF | Mar 4, 2024 | Pending |
Array
(
[id] => 20418378
[patent_doc_number] => 12501683
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-16
[patent_title] => Methods of forming conductive pipes between neighboring features, and integrated assemblies having conductive pipes between neighboring features
[patent_app_type] => utility
[patent_app_number] => 18/594397
[patent_app_country] => US
[patent_app_date] => 2024-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 42
[patent_no_of_words] => 3970
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18594397
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/594397 | Methods of forming conductive pipes between neighboring features, and integrated assemblies having conductive pipes between neighboring features | Mar 3, 2024 | Issued |
Array
(
[id] => 20457525
[patent_doc_number] => 12520597
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-06
[patent_title] => Integrated circuit structure having tap cell
[patent_app_type] => utility
[patent_app_number] => 18/592390
[patent_app_country] => US
[patent_app_date] => 2024-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 4512
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18592390
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/592390 | Integrated circuit structure having tap cell | Feb 28, 2024 | Issued |
Array
(
[id] => 19269534
[patent_doc_number] => 20240213238
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => COMPOUND MICRO-ASSEMBLY STRATEGIES AND DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/432677
[patent_app_country] => US
[patent_app_date] => 2024-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9842
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18432677
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/432677 | COMPOUND MICRO-ASSEMBLY STRATEGIES AND DEVICES | Feb 4, 2024 | Pending |
Array
(
[id] => 19208147
[patent_doc_number] => 20240180046
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-30
[patent_title] => FREQUENCY TUNING OF MULTI-QUBIT SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/431342
[patent_app_country] => US
[patent_app_date] => 2024-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11705
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18431342
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/431342 | Frequency tuning of multi-qubit systems | Feb 1, 2024 | Issued |
Array
(
[id] => 20484114
[patent_doc_number] => 12532594
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-20
[patent_title] => Monolithic segmented LED array architecture with islanded epitaxial growth
[patent_app_type] => utility
[patent_app_number] => 18/425644
[patent_app_country] => US
[patent_app_date] => 2024-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 5806
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18425644
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/425644 | Monolithic segmented LED array architecture with islanded epitaxial growth | Jan 28, 2024 | Issued |
Array
(
[id] => 19604897
[patent_doc_number] => 20240395777
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/405005
[patent_app_country] => US
[patent_app_date] => 2024-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3439
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18405005
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/405005 | SEMICONDUCTOR DEVICE | Jan 4, 2024 | Pending |