
Vincent Wall
Examiner (ID: 12320, Phone: (571)272-9567 , Office: P/2893 )
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2898, 2893, 2822 |
| Total Applications | 944 |
| Issued Applications | 534 |
| Pending Applications | 123 |
| Abandoned Applications | 307 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16471895
[patent_doc_number] => 20200373433
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/645522
[patent_app_country] => US
[patent_app_date] => 2018-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19719
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16645522
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/645522 | SEMICONDUCTOR DEVICE | Oct 11, 2018 | Abandoned |
Array
(
[id] => 16194385
[patent_doc_number] => 20200235234
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => FIELD EFFECT TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 16/651877
[patent_app_country] => US
[patent_app_date] => 2018-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6105
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16651877
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/651877 | Field effect transistor | Sep 25, 2018 | Issued |
Array
(
[id] => 15503299
[patent_doc_number] => 20200051838
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/136536
[patent_app_country] => US
[patent_app_date] => 2018-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9460
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16136536
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/136536 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE | Sep 19, 2018 | Abandoned |
Array
(
[id] => 14191407
[patent_doc_number] => 20190115409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-18
[patent_title] => METHOD OF MANUFACTURING METAL OXIDE FILM AND DISPLAY DEVICE INCLUDING METAL OXIDE FILM
[patent_app_type] => utility
[patent_app_number] => 16/132031
[patent_app_country] => US
[patent_app_date] => 2018-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7707
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16132031
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/132031 | Method of manufacturing metal oxide film and display device including metal oxide film | Sep 13, 2018 | Issued |
Array
(
[id] => 15530141
[patent_doc_number] => 20200057376
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => LITHOGRAPHY SYSTEM AND LITHOGRAPHY METHOD
[patent_app_type] => utility
[patent_app_number] => 16/102887
[patent_app_country] => US
[patent_app_date] => 2018-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5977
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16102887
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/102887 | LITHOGRAPHY SYSTEM AND LITHOGRAPHY METHOD | Aug 13, 2018 | Abandoned |
Array
(
[id] => 14904405
[patent_doc_number] => 20190295968
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => SEMICONDUCTOR PACKAGES
[patent_app_type] => utility
[patent_app_number] => 16/058922
[patent_app_country] => US
[patent_app_date] => 2018-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3881
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16058922
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/058922 | Semiconductor packages | Aug 7, 2018 | Issued |
Array
(
[id] => 15857417
[patent_doc_number] => 10644007
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-05
[patent_title] => Decoupling capacitor on strain relaxation buffer layer
[patent_app_type] => utility
[patent_app_number] => 16/053356
[patent_app_country] => US
[patent_app_date] => 2018-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8308
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16053356
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/053356 | Decoupling capacitor on strain relaxation buffer layer | Aug 1, 2018 | Issued |
Array
(
[id] => 13598581
[patent_doc_number] => 20180350839
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => METHOD FOR MANUFACTURING A TRANSISTOR HAVING A SHARP JUNCTION BY FORMING RAISED SOURCE-DRAIN REGIONS BEFORE FORMING GATE REGIONS AND CORRESPONDING TRANSISTOR PRODUCED BY SAID METHOD
[patent_app_type] => utility
[patent_app_number] => 16/050727
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11252
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -36
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16050727
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/050727 | Method for manufacturing a transistor having a sharp junction by forming raised source-drain regions before forming gate regions and corresponding transistor produced by said method | Jul 30, 2018 | Issued |
Array
(
[id] => 13571387
[patent_doc_number] => 20180337241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-22
[patent_title] => TUNABLE BREAKDOWN VOLTAGE RF FET DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/050230
[patent_app_country] => US
[patent_app_date] => 2018-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4644
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16050230
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/050230 | Tunable breakdown voltage RF FET devices | Jul 30, 2018 | Issued |
Array
(
[id] => 16180593
[patent_doc_number] => 20200227562
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/630977
[patent_app_country] => US
[patent_app_date] => 2018-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 46129
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16630977
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/630977 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE | Jul 25, 2018 | Abandoned |
Array
(
[id] => 13558883
[patent_doc_number] => 20180330989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-15
[patent_title] => Techniques for Creating a Local Interconnect Using a SOI Wafer
[patent_app_type] => utility
[patent_app_number] => 16/046080
[patent_app_country] => US
[patent_app_date] => 2018-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3858
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16046080
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/046080 | Techniques for creating a local interconnect using a SOI wafer | Jul 25, 2018 | Issued |
Array
(
[id] => 13598837
[patent_doc_number] => 20180350967
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => Ga2O3 SEMICONDUCTOR ELEMENT
[patent_app_type] => utility
[patent_app_number] => 16/042095
[patent_app_country] => US
[patent_app_date] => 2018-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5632
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16042095
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/042095 | Ga2O3 SEMICONDUCTOR ELEMENT | Jul 22, 2018 | Abandoned |
Array
(
[id] => 16372598
[patent_doc_number] => 10804364
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-13
[patent_title] => Tunable breakdown voltage RF FET devices
[patent_app_type] => utility
[patent_app_number] => 16/031371
[patent_app_country] => US
[patent_app_date] => 2018-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 4645
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 260
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16031371
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/031371 | Tunable breakdown voltage RF FET devices | Jul 9, 2018 | Issued |
Array
(
[id] => 18120781
[patent_doc_number] => 11552180
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-10
[patent_title] => Antiferroelectric perovskite gate oxide for transistor applications
[patent_app_type] => utility
[patent_app_number] => 16/024719
[patent_app_country] => US
[patent_app_date] => 2018-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 8545
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16024719
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/024719 | Antiferroelectric perovskite gate oxide for transistor applications | Jun 28, 2018 | Issued |
Array
(
[id] => 15331479
[patent_doc_number] => 20200006069
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => CHANNEL LAYER FORMATION FOR III-V METAL-OXIDE-SEMICONDUCTOR FIELD EFFECT TRANSISTORS (MOSFETS)
[patent_app_type] => utility
[patent_app_number] => 16/024694
[patent_app_country] => US
[patent_app_date] => 2018-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8766
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16024694
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/024694 | Channel layer formation for III-V metal-oxide-semiconductor field effect transistors (MOSFETs) | Jun 28, 2018 | Issued |
Array
(
[id] => 13514485
[patent_doc_number] => 20180308785
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-25
[patent_title] => METHODS OF MANUFACTURING STACKED SEMICONDUCTOR DIE ASSEMBLIES WITH HIGH EFFICIENCY THERMAL PATHS
[patent_app_type] => utility
[patent_app_number] => 16/020567
[patent_app_country] => US
[patent_app_date] => 2018-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6588
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16020567
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/020567 | METHODS OF MANUFACTURING STACKED SEMICONDUCTOR DIE ASSEMBLIES WITH HIGH EFFICIENCY THERMAL PATHS | Jun 26, 2018 | Abandoned |
Array
(
[id] => 13514715
[patent_doc_number] => 20180308900
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-25
[patent_title] => RESISTIVE MEMORY DEVICE BY SUBSTRATE REDUCTION
[patent_app_type] => utility
[patent_app_number] => 16/017811
[patent_app_country] => US
[patent_app_date] => 2018-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6030
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16017811
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/017811 | Resistive memory device by substrate reduction | Jun 24, 2018 | Issued |
Array
(
[id] => 14350889
[patent_doc_number] => 20190157417
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => SINGLE COLUMN COMPOUND SEMICONDUCTOR BIPOLAR JUNCTION TRANSISTOR FABRICATED ON III-V COMPOUND SEMICONDUCTOR SURFACE
[patent_app_type] => utility
[patent_app_number] => 16/010454
[patent_app_country] => US
[patent_app_date] => 2018-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6345
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16010454
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/010454 | Single column compound semiconductor bipolar junction transistor fabricated on III-V compound semiconductor surface | Jun 15, 2018 | Issued |
Array
(
[id] => 16293701
[patent_doc_number] => 10770557
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-08
[patent_title] => Tunable breakdown voltage RF FET devices
[patent_app_type] => utility
[patent_app_number] => 15/982370
[patent_app_country] => US
[patent_app_date] => 2018-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 4645
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 351
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15982370
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/982370 | Tunable breakdown voltage RF FET devices | May 16, 2018 | Issued |
Array
(
[id] => 16760056
[patent_doc_number] => 10978614
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-13
[patent_title] => Light-emitting device
[patent_app_type] => utility
[patent_app_number] => 15/973682
[patent_app_country] => US
[patent_app_date] => 2018-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 26
[patent_no_of_words] => 11252
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15973682
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/973682 | Light-emitting device | May 7, 2018 | Issued |