
Vincent Wen-liang Chang
Examiner (ID: 12239, Phone: (571)270-1214 , Office: P/2116 )
| Most Active Art Unit | 2119 |
| Art Unit(s) | 2127, 2119, 2115, 2116 |
| Total Applications | 468 |
| Issued Applications | 340 |
| Pending Applications | 36 |
| Abandoned Applications | 108 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11358834
[patent_doc_number] => 09535483
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-03
[patent_title] => 'Adaptively disabling and enabling sleep states for power and performance'
[patent_app_type] => utility
[patent_app_number] => 13/719880
[patent_app_country] => US
[patent_app_date] => 2012-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4157
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13719880
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/719880 | Adaptively disabling and enabling sleep states for power and performance | Dec 18, 2012 | Issued |
Array
(
[id] => 9548659
[patent_doc_number] => 20140173307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-19
[patent_title] => 'Interfacing Dynamic Hardware Power Managed Blocks and Software Power Managed Blocks'
[patent_app_type] => utility
[patent_app_number] => 13/719535
[patent_app_country] => US
[patent_app_date] => 2012-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6748
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13719535
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/719535 | Interfacing dynamic hardware power managed blocks and software power managed blocks | Dec 18, 2012 | Issued |
Array
(
[id] => 9044193
[patent_doc_number] => 20130246831
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-19
[patent_title] => 'SELECTION DEVICE, SELECTION METHOD AND INFORMATION PROCESSING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/718642
[patent_app_country] => US
[patent_app_date] => 2012-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 4957
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13718642
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/718642 | SELECTION DEVICE, SELECTION METHOD AND INFORMATION PROCESSING DEVICE | Dec 17, 2012 | Abandoned |
Array
(
[id] => 8881539
[patent_doc_number] => 20130154723
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-20
[patent_title] => 'PERFORMANCE, THERMAL AND POWER MANAGEMENT SYSTEM ASSOCIATED WITH AN INTEGRATED CIRCUIT AND RELATED METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/719193
[patent_app_country] => US
[patent_app_date] => 2012-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2930
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13719193
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/719193 | Performance, thermal and power management system associated with an integrated circuit and related method | Dec 17, 2012 | Issued |
Array
(
[id] => 9520526
[patent_doc_number] => 20140157017
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-05
[patent_title] => 'POWER MANAGEMENT OF COMMUNICATION DEVICES'
[patent_app_type] => utility
[patent_app_number] => 13/706279
[patent_app_country] => US
[patent_app_date] => 2012-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7818
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13706279
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/706279 | POWER MANAGEMENT OF COMMUNICATION DEVICES | Dec 4, 2012 | Abandoned |
Array
(
[id] => 9520534
[patent_doc_number] => 20140157026
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-05
[patent_title] => 'METHODS AND APPARATUS FOR DYNAMICALLY ADJUSTING A POWER LEVEL OF AN ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/705539
[patent_app_country] => US
[patent_app_date] => 2012-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7147
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13705539
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/705539 | METHODS AND APPARATUS FOR DYNAMICALLY ADJUSTING A POWER LEVEL OF AN ELECTRONIC DEVICE | Dec 4, 2012 | Abandoned |
Array
(
[id] => 9520543
[patent_doc_number] => 20140157035
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-05
[patent_title] => 'Bit-Timing Symmetrization'
[patent_app_type] => utility
[patent_app_number] => 13/705239
[patent_app_country] => US
[patent_app_date] => 2012-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4002
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13705239
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/705239 | Bit-timing symmetrization | Dec 4, 2012 | Issued |
Array
(
[id] => 9520517
[patent_doc_number] => 20140157009
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-05
[patent_title] => 'Opportunistic Modem Wakeup'
[patent_app_type] => utility
[patent_app_number] => 13/706020
[patent_app_country] => US
[patent_app_date] => 2012-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5932
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13706020
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/706020 | Opportunistic Modem Wakeup | Dec 4, 2012 | Abandoned |
Array
(
[id] => 9520533
[patent_doc_number] => 20140157025
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-05
[patent_title] => 'STATIC FRAME DISPLAY FROM A MEMORY ASSOCIATED WITH A PROCESSOR OF A DATA PROCESSING DEVICE DURING LOW ACTIVITY THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/691868
[patent_app_country] => US
[patent_app_date] => 2012-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3189
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13691868
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/691868 | STATIC FRAME DISPLAY FROM A MEMORY ASSOCIATED WITH A PROCESSOR OF A DATA PROCESSING DEVICE DURING LOW ACTIVITY THEREOF | Dec 2, 2012 | Abandoned |
Array
(
[id] => 9130245
[patent_doc_number] => 08578201
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-05
[patent_title] => 'Conversion of timestamps between multiple entities within a computing system'
[patent_app_type] => utility
[patent_app_number] => 13/684555
[patent_app_country] => US
[patent_app_date] => 2012-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 7304
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13684555
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/684555 | Conversion of timestamps between multiple entities within a computing system | Nov 24, 2012 | Issued |
Array
(
[id] => 9014604
[patent_doc_number] => 20130229568
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-05
[patent_title] => 'Mobile Device Power State'
[patent_app_type] => utility
[patent_app_number] => 13/651976
[patent_app_country] => US
[patent_app_date] => 2012-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 9045
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13651976
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/651976 | Mobile device power state | Oct 14, 2012 | Issued |
Array
(
[id] => 9458576
[patent_doc_number] => 08719602
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-05-06
[patent_title] => 'Enabling system-wide power user options'
[patent_app_type] => utility
[patent_app_number] => 13/624472
[patent_app_country] => US
[patent_app_date] => 2012-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4832
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13624472
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/624472 | Enabling system-wide power user options | Sep 20, 2012 | Issued |
Array
(
[id] => 8497805
[patent_doc_number] => 20120297213
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-22
[patent_title] => 'DATA PROCESSING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/561497
[patent_app_country] => US
[patent_app_date] => 2012-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 13639
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13561497
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/561497 | Data processing apparatus | Jul 29, 2012 | Issued |
Array
(
[id] => 8923956
[patent_doc_number] => 08489905
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-16
[patent_title] => 'Method and system for building a low power computer system'
[patent_app_type] => utility
[patent_app_number] => 13/556418
[patent_app_country] => US
[patent_app_date] => 2012-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 6801
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13556418
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/556418 | Method and system for building a low power computer system | Jul 23, 2012 | Issued |
Array
(
[id] => 9947575
[patent_doc_number] => 08996904
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-03-31
[patent_title] => 'Maintaining clock synchronization between computing devices'
[patent_app_type] => utility
[patent_app_number] => 13/552524
[patent_app_country] => US
[patent_app_date] => 2012-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4623
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13552524
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/552524 | Maintaining clock synchronization between computing devices | Jul 17, 2012 | Issued |
Array
(
[id] => 8479232
[patent_doc_number] => 20120278639
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-01
[patent_title] => 'DATA PROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 13/547328
[patent_app_country] => US
[patent_app_date] => 2012-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3294
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13547328
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/547328 | DATA PROCESSOR | Jul 11, 2012 | Abandoned |
Array
(
[id] => 9017389
[patent_doc_number] => 20130232353
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-05
[patent_title] => 'Mobile Device Power State'
[patent_app_type] => utility
[patent_app_number] => 13/471001
[patent_app_country] => US
[patent_app_date] => 2012-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8994
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13471001
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/471001 | Mobile Device Power State | May 13, 2012 | Abandoned |
Array
(
[id] => 9840924
[patent_doc_number] => 20150033006
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-29
[patent_title] => 'HIDING LOGICAL PROCESSORS FROM AN OPERATING SYSTEM ON A COMPUTER'
[patent_app_type] => utility
[patent_app_number] => 14/378971
[patent_app_country] => US
[patent_app_date] => 2012-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2543
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14378971
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/378971 | Hiding logical processors from an operating system on a computer | Feb 21, 2012 | Issued |
Array
(
[id] => 9176385
[patent_doc_number] => 20130318370
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-28
[patent_title] => 'MIDDLEWARE POWER MANAGEMENT'
[patent_app_type] => utility
[patent_app_number] => 13/976025
[patent_app_country] => US
[patent_app_date] => 2011-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3347
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13976025
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/976025 | MIDDLEWARE POWER MANAGEMENT | Dec 29, 2011 | Abandoned |
Array
(
[id] => 8893740
[patent_doc_number] => 20130166924
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-27
[patent_title] => 'METHOD FOR PERFORMING SCENARIO DRIVEN VOLTAGE SCALING, AND ASSOCIATED APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/332371
[patent_app_country] => US
[patent_app_date] => 2011-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4523
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13332371
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/332371 | METHOD FOR PERFORMING SCENARIO DRIVEN VOLTAGE SCALING, AND ASSOCIATED APPARATUS | Dec 20, 2011 | Abandoned |