Vinh P Nguyen
Examiner (ID: 6916, Phone: (571)272-1964 , Office: P/2867 )
Most Active Art Unit | 2858 |
Art Unit(s) | 2213, 2829, 2899, 2731, 2607, 2867, 2858, 3621 |
Total Applications | 3618 |
Issued Applications | 3100 |
Pending Applications | 116 |
Abandoned Applications | 402 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 9794975
[patent_doc_number] => 20150006919
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-01
[patent_title] => 'USB OTG DEVICE WITH POWER MODE SWITCH FUNCTION'
[patent_app_type] => utility
[patent_app_number] => 13/974053
[patent_app_country] => US
[patent_app_date] => 2013-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 899
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13974053
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/974053 | USB OTG device with power mode switch function | Aug 22, 2013 | Issued |
Array
(
[id] => 9899141
[patent_doc_number] => 20150054340
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-26
[patent_title] => 'Power Bootstrapping for Lowering Quiescent Current'
[patent_app_type] => utility
[patent_app_number] => 13/974352
[patent_app_country] => US
[patent_app_date] => 2013-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3612
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13974352
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/974352 | Power bootstrapping for lowering quiescent current | Aug 22, 2013 | Issued |
Array
(
[id] => 9341530
[patent_doc_number] => 20140068314
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-06
[patent_title] => 'PORTABLE ELECTRONIC DEVICE AND METHOD FOR MANAGING BATTERY POWER CONSUMPTION'
[patent_app_type] => utility
[patent_app_number] => 13/973721
[patent_app_country] => US
[patent_app_date] => 2013-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 14452
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13973721
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/973721 | PORTABLE ELECTRONIC DEVICE AND METHOD FOR MANAGING BATTERY POWER CONSUMPTION | Aug 21, 2013 | Abandoned |
Array
(
[id] => 9424182
[patent_doc_number] => 20140108833
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-17
[patent_title] => 'POWER INFORMATION PROVIDING APPARATUS, POWER INFORMATION PROVIDING METHOD, AND COMPUTER READABLE STORAGE MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 13/973695
[patent_app_country] => US
[patent_app_date] => 2013-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5760
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13973695
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/973695 | POWER INFORMATION PROVIDING APPARATUS, POWER INFORMATION PROVIDING METHOD, AND COMPUTER READABLE STORAGE MEDIUM | Aug 21, 2013 | Abandoned |
Array
(
[id] => 14765825
[patent_doc_number] => 10394307
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-27
[patent_title] => Information processing apparatus, information processing method, and program
[patent_app_type] => utility
[patent_app_number] => 14/395205
[patent_app_country] => US
[patent_app_date] => 2013-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 39
[patent_no_of_words] => 11531
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 295
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14395205
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/395205 | Information processing apparatus, information processing method, and program | Mar 13, 2013 | Issued |
Array
(
[id] => 9017404
[patent_doc_number] => 20130232368
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-05
[patent_title] => 'MANAGING POWER CONSUMPTION IN A MULTI-CORE PROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 13/782492
[patent_app_country] => US
[patent_app_date] => 2013-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9376
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13782492
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/782492 | Managing power consumption in a multi-core processor | Feb 28, 2013 | Issued |
Array
(
[id] => 11889589
[patent_doc_number] => 09760149
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-12
[patent_title] => 'Enhanced dynamic memory management with intelligent current/power consumption minimization'
[patent_app_type] => utility
[patent_app_number] => 13/736268
[patent_app_country] => US
[patent_app_date] => 2013-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6271
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13736268
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/736268 | Enhanced dynamic memory management with intelligent current/power consumption minimization | Jan 7, 2013 | Issued |
Array
(
[id] => 11306267
[patent_doc_number] => 09513662
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-12-06
[patent_title] => 'System and method for power management'
[patent_app_type] => utility
[patent_app_number] => 13/734612
[patent_app_country] => US
[patent_app_date] => 2013-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 7788
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13734612
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/734612 | System and method for power management | Jan 3, 2013 | Issued |
Array
(
[id] => 11896742
[patent_doc_number] => 09766676
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-19
[patent_title] => 'Computing subsystem hardware recovery via automated selective power cycling'
[patent_app_type] => utility
[patent_app_number] => 14/129538
[patent_app_country] => US
[patent_app_date] => 2012-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 13523
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14129538
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/129538 | Computing subsystem hardware recovery via automated selective power cycling | Dec 27, 2012 | Issued |
Array
(
[id] => 9563826
[patent_doc_number] => 20140181539
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-26
[patent_title] => 'SYSTEM FOR ADAPTIVE -POWER CONSUMPTION DESIGN IN ULTRATHIN COMPUTING DEVICES'
[patent_app_type] => utility
[patent_app_number] => 13/725791
[patent_app_country] => US
[patent_app_date] => 2012-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4943
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13725791
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/725791 | SYSTEM FOR ADAPTIVE -POWER CONSUMPTION DESIGN IN ULTRATHIN COMPUTING DEVICES | Dec 20, 2012 | Abandoned |
Array
(
[id] => 12101003
[patent_doc_number] => 09858098
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-02
[patent_title] => 'Hypervisor modification of system tables'
[patent_app_type] => utility
[patent_app_number] => 13/725910
[patent_app_country] => US
[patent_app_date] => 2012-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3781
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13725910
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/725910 | Hypervisor modification of system tables | Dec 20, 2012 | Issued |
Array
(
[id] => 11359055
[patent_doc_number] => 09535708
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-03
[patent_title] => 'Rate-controlling of heat generating data processing operations'
[patent_app_type] => utility
[patent_app_number] => 13/725997
[patent_app_country] => US
[patent_app_date] => 2012-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 5016
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 304
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13725997
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/725997 | Rate-controlling of heat generating data processing operations | Dec 20, 2012 | Issued |
Array
(
[id] => 8886574
[patent_doc_number] => 20130159758
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-20
[patent_title] => 'SYNCHRONIZING COMPUTE NODE TIME BASES IN A PARALLEL COMPUTER'
[patent_app_type] => utility
[patent_app_number] => 13/693894
[patent_app_country] => US
[patent_app_date] => 2012-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9744
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13693894
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/693894 | Synchronizing compute node time bases in a parallel computer | Dec 3, 2012 | Issued |
Array
(
[id] => 9723048
[patent_doc_number] => 20140258749
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-11
[patent_title] => 'DYNAMICALLY ENTERING LOW POWER STATES DURING ACTIVE WORKLOADS'
[patent_app_type] => utility
[patent_app_number] => 14/128945
[patent_app_country] => US
[patent_app_date] => 2012-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3324
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14128945
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/128945 | Dynamically entering low power states during active workloads | Nov 26, 2012 | Issued |
Array
(
[id] => 8794230
[patent_doc_number] => 20130111199
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-02
[patent_title] => 'INFORMATION PROCESSING APPARATUS, METHOD OF SWITCHING BETWEEN STARTUP MODES OF INFORMATION PROCESSING APPARATUS, AND RECORDING MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 13/659246
[patent_app_country] => US
[patent_app_date] => 2012-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7283
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13659246
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/659246 | INFORMATION PROCESSING APPARATUS, METHOD OF SWITCHING BETWEEN STARTUP MODES OF INFORMATION PROCESSING APPARATUS, AND RECORDING MEDIUM | Oct 23, 2012 | Abandoned |
Array
(
[id] => 9947574
[patent_doc_number] => 08996902
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-31
[patent_title] => 'Modal workload scheduling in a heterogeneous multi-processor system on a chip'
[patent_app_type] => utility
[patent_app_number] => 13/658229
[patent_app_country] => US
[patent_app_date] => 2012-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9975
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13658229
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/658229 | Modal workload scheduling in a heterogeneous multi-processor system on a chip | Oct 22, 2012 | Issued |
Array
(
[id] => 8781991
[patent_doc_number] => 20130103966
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-25
[patent_title] => 'METHOD AND TERMINAL FOR SELECTING INTERNAL CIRCUIT ACCORDING TO USB INTERFACE STATUS'
[patent_app_type] => utility
[patent_app_number] => 13/657292
[patent_app_country] => US
[patent_app_date] => 2012-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 10655
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13657292
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/657292 | Method and terminal for selecting internal circuit according to USB interface status | Oct 21, 2012 | Issued |
Array
(
[id] => 9083267
[patent_doc_number] => 20130268797
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-10
[patent_title] => 'POWER-OFF PROTECTION CIRCUIT AND ELECTRONIC DEVICE WITH POWER-OFF PROTECTION CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/649609
[patent_app_country] => US
[patent_app_date] => 2012-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1613
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13649609
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/649609 | POWER-OFF PROTECTION CIRCUIT AND ELECTRONIC DEVICE WITH POWER-OFF PROTECTION CIRCUIT | Oct 10, 2012 | Abandoned |
Array
(
[id] => 10507371
[patent_doc_number] => 09235243
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-12
[patent_title] => 'Thermal profile optimization techniques'
[patent_app_type] => utility
[patent_app_number] => 13/649356
[patent_app_country] => US
[patent_app_date] => 2012-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4468
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13649356
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/649356 | Thermal profile optimization techniques | Oct 10, 2012 | Issued |
Array
(
[id] => 12494490
[patent_doc_number] => 09996113
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-12
[patent_title] => Techniques for solar cell management for computing devices
[patent_app_type] => utility
[patent_app_number] => 14/129536
[patent_app_country] => US
[patent_app_date] => 2012-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7286
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14129536
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/129536 | Techniques for solar cell management for computing devices | Oct 2, 2012 | Issued |