
Vit W. Miska
Examiner (ID: 5149, Phone: (571)272-2108 , Office: P/2833 )
| Most Active Art Unit | 2107 |
| Art Unit(s) | 2833, 2103, 2203, 2107, 2859, 3105, 2112, 2856, 2841, 2899 |
| Total Applications | 3372 |
| Issued Applications | 2863 |
| Pending Applications | 96 |
| Abandoned Applications | 416 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9160623
[patent_doc_number] => 20130308900
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-21
[patent_title] => 'PARALLEL OPTICAL TRANSCEIVER MODULE'
[patent_app_type] => utility
[patent_app_number] => 13/947906
[patent_app_country] => US
[patent_app_date] => 2013-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6044
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13947906
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/947906 | Parallel optical transceiver module | Jul 21, 2013 | Issued |
Array
(
[id] => 9552783
[patent_doc_number] => 08759834
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-24
[patent_title] => 'Display panel'
[patent_app_type] => utility
[patent_app_number] => 13/947459
[patent_app_country] => US
[patent_app_date] => 2013-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 7655
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13947459
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/947459 | Display panel | Jul 21, 2013 | Issued |
Array
(
[id] => 10733292
[patent_doc_number] => 20160079442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-17
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE AND PIN DIODE'
[patent_app_type] => utility
[patent_app_number] => 14/888163
[patent_app_country] => US
[patent_app_date] => 2013-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3648
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14888163
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/888163 | Method for manufacturing semiconductor device and pin diode | Jul 10, 2013 | Issued |
Array
(
[id] => 9504187
[patent_doc_number] => 08742505
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-03
[patent_title] => 'Apparatus comprising a first transistor including a channel in a fin and a second transistor including a channel in a fin'
[patent_app_type] => utility
[patent_app_number] => 13/935573
[patent_app_country] => US
[patent_app_date] => 2013-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4204
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13935573
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/935573 | Apparatus comprising a first transistor including a channel in a fin and a second transistor including a channel in a fin | Jul 4, 2013 | Issued |
Array
(
[id] => 10455544
[patent_doc_number] => 20150340559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-26
[patent_title] => 'II-VI BASED LIGHT EMITTING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/409031
[patent_app_country] => US
[patent_app_date] => 2013-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 13474
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14409031
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/409031 | II-VI based light emitting semiconductor device | Jun 27, 2013 | Issued |
Array
(
[id] => 9427487
[patent_doc_number] => 08703560
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-22
[patent_title] => 'Methods for manufacturing thin film transistor'
[patent_app_type] => utility
[patent_app_number] => 13/924741
[patent_app_country] => US
[patent_app_date] => 2013-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 71
[patent_no_of_words] => 30497
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13924741
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/924741 | Methods for manufacturing thin film transistor | Jun 23, 2013 | Issued |
Array
(
[id] => 9091369
[patent_doc_number] => 20130270680
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-17
[patent_title] => 'METHOD FOR FORMING SEMICONDUCTOR DEVICES WITH ACTIVE SILICON HEIGHT VARIATION'
[patent_app_type] => utility
[patent_app_number] => 13/913144
[patent_app_country] => US
[patent_app_date] => 2013-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2579
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13913144
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/913144 | METHOD FOR FORMING SEMICONDUCTOR DEVICES WITH ACTIVE SILICON HEIGHT VARIATION | Jun 6, 2013 | Abandoned |
Array
(
[id] => 10898650
[patent_doc_number] => 08921869
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-30
[patent_title] => 'Method of providing light emitting device'
[patent_app_type] => utility
[patent_app_number] => 13/908597
[patent_app_country] => US
[patent_app_date] => 2013-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 29
[patent_no_of_words] => 21321
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13908597
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/908597 | Method of providing light emitting device | Jun 2, 2013 | Issued |
Array
(
[id] => 10858135
[patent_doc_number] => 08884339
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-11
[patent_title] => 'Semiconductor device with bump formed on substrate to prevent ELK ILD delamination during reflow process'
[patent_app_type] => utility
[patent_app_number] => 13/906844
[patent_app_country] => US
[patent_app_date] => 2013-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 23
[patent_no_of_words] => 5001
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13906844
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/906844 | Semiconductor device with bump formed on substrate to prevent ELK ILD delamination during reflow process | May 30, 2013 | Issued |
Array
(
[id] => 9888841
[patent_doc_number] => 08975095
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-10
[patent_title] => 'Integrated nanowire/nanosheet nanogap and nanopore for DNA and RNA sequencing'
[patent_app_type] => utility
[patent_app_number] => 13/904403
[patent_app_country] => US
[patent_app_date] => 2013-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6203
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13904403
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/904403 | Integrated nanowire/nanosheet nanogap and nanopore for DNA and RNA sequencing | May 28, 2013 | Issued |
Array
(
[id] => 10882348
[patent_doc_number] => 08906726
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-09
[patent_title] => 'Method for making light emitting diode'
[patent_app_type] => utility
[patent_app_number] => 13/902958
[patent_app_country] => US
[patent_app_date] => 2013-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 12578
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13902958
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/902958 | Method for making light emitting diode | May 26, 2013 | Issued |
Array
(
[id] => 9064936
[patent_doc_number] => 20130256692
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'EPITAXIAL DEVICES'
[patent_app_type] => utility
[patent_app_number] => 13/901767
[patent_app_country] => US
[patent_app_date] => 2013-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 2924
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13901767
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/901767 | Method for epitaxial devices | May 23, 2013 | Issued |
Array
(
[id] => 9875209
[patent_doc_number] => 08962476
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-24
[patent_title] => 'Method of forming RDL wider than contact pad along first axis and narrower than contact pad along second axis'
[patent_app_type] => utility
[patent_app_number] => 13/893616
[patent_app_country] => US
[patent_app_date] => 2013-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 30
[patent_no_of_words] => 6258
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13893616
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/893616 | Method of forming RDL wider than contact pad along first axis and narrower than contact pad along second axis | May 13, 2013 | Issued |
Array
(
[id] => 10448106
[patent_doc_number] => 20150333120
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-19
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/398334
[patent_app_country] => US
[patent_app_date] => 2013-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7116
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14398334
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/398334 | Semiconductor device | May 9, 2013 | Issued |
Array
(
[id] => 10838496
[patent_doc_number] => 08866176
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-21
[patent_title] => 'Display device'
[patent_app_type] => utility
[patent_app_number] => 13/887831
[patent_app_country] => US
[patent_app_date] => 2013-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 8785
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13887831
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/887831 | Display device | May 5, 2013 | Issued |
Array
(
[id] => 9145340
[patent_doc_number] => 20130299863
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-14
[patent_title] => 'LIGHT-EMITTING DIODE STRUCTURE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/887703
[patent_app_country] => US
[patent_app_date] => 2013-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7382
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13887703
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/887703 | LIGHT-EMITTING DIODE STRUCTURE AND METHOD FOR MANUFACTURING THE SAME | May 5, 2013 | Abandoned |
Array
(
[id] => 9132112
[patent_doc_number] => 20130292825
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-07
[patent_title] => 'CHIP PACKAGE AND METHOD FOR FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/887917
[patent_app_country] => US
[patent_app_date] => 2013-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3221
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13887917
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/887917 | Chip package and method for forming the same | May 5, 2013 | Issued |
Array
(
[id] => 9762205
[patent_doc_number] => 08846527
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-30
[patent_title] => 'Method for fabricating MOS transistors'
[patent_app_type] => utility
[patent_app_number] => 13/887509
[patent_app_country] => US
[patent_app_date] => 2013-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 5342
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13887509
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/887509 | Method for fabricating MOS transistors | May 5, 2013 | Issued |
Array
(
[id] => 10923933
[patent_doc_number] => 20140326954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-06
[patent_title] => 'INTEGRATED NANOWIRE/NANOSHEET NANOGAP AND NANOPORE FOR DNA AND RNA SEQUENCING'
[patent_app_type] => utility
[patent_app_number] => 13/887804
[patent_app_country] => US
[patent_app_date] => 2013-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6157
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13887804
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/887804 | Integrated nanowire/nanosheet nanogap and nanopore for DNA and RNA sequencing | May 5, 2013 | Issued |
Array
(
[id] => 9944803
[patent_doc_number] => 08994105
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-31
[patent_title] => 'Power device integration on a common substrate'
[patent_app_type] => utility
[patent_app_number] => 13/887704
[patent_app_country] => US
[patent_app_date] => 2013-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 33
[patent_no_of_words] => 10844
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13887704
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/887704 | Power device integration on a common substrate | May 5, 2013 | Issued |