
Volvick Derose
Examiner (ID: 10575, Phone: (571)272-6260 , Office: P/2115 )
| Most Active Art Unit | 2187 |
| Art Unit(s) | 2115, 2176, 2118, 2187 |
| Total Applications | 744 |
| Issued Applications | 647 |
| Pending Applications | 62 |
| Abandoned Applications | 62 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20000394
[patent_doc_number] => 20250138616
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-01
[patent_title] => INFORMATION PROCESSING APPARATUS AND CONTROL METHOD
[patent_app_type] => utility
[patent_app_number] => 18/898652
[patent_app_country] => US
[patent_app_date] => 2024-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3738
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18898652
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/898652 | INFORMATION PROCESSING APPARATUS AND CONTROL METHOD | Sep 25, 2024 | Pending |
Array
(
[id] => 20616521
[patent_doc_number] => 20260086614
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-26
[patent_title] => PEAK CURRENT DETECTION FOR SELECTING BETWEEN MEMORY POWER SUPPLY RAILS
[patent_app_type] => utility
[patent_app_number] => 18/891993
[patent_app_country] => US
[patent_app_date] => 2024-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18891993
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/891993 | PEAK CURRENT DETECTION FOR SELECTING BETWEEN MEMORY POWER SUPPLY RAILS | Sep 19, 2024 | Pending |
Array
(
[id] => 20601711
[patent_doc_number] => 20260079720
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-19
[patent_title] => DEPLOYMENT OF CONFIGURATION FILES GENERATED FROM SERVERLESS FUNCTIONS
[patent_app_type] => utility
[patent_app_number] => 18/888776
[patent_app_country] => US
[patent_app_date] => 2024-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18888776
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/888776 | DEPLOYMENT OF CONFIGURATION FILES GENERATED FROM SERVERLESS FUNCTIONS | Sep 17, 2024 | Pending |
Array
(
[id] => 20310796
[patent_doc_number] => 20250328425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-23
[patent_title] => STORAGE DEVICE THAT BACKS UP DATA TO PAGE BUFFER IN LOW POWER MODE AND METHOD FOR OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/820783
[patent_app_country] => US
[patent_app_date] => 2024-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3599
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18820783
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/820783 | Storage device that backs up data to page buffer in low power mode and method for operating the same | Aug 29, 2024 | Issued |
Array
(
[id] => 19647497
[patent_doc_number] => 20240422017
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => COOPERATIVE POWER MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 18/819696
[patent_app_country] => US
[patent_app_date] => 2024-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17995
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18819696
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/819696 | COOPERATIVE POWER MANAGEMENT | Aug 28, 2024 | Pending |
Array
(
[id] => 19802275
[patent_doc_number] => 20250068200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-27
[patent_title] => CONTROL CHIP AND CONTROL METHOD
[patent_app_type] => utility
[patent_app_number] => 18/809610
[patent_app_country] => US
[patent_app_date] => 2024-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6240
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18809610
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/809610 | CONTROL CHIP AND CONTROL METHOD | Aug 19, 2024 | Pending |
Array
(
[id] => 20757955
[patent_doc_number] => 12650724
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-09
[patent_title] => Dynamic power management for data plane applications in user space
[patent_app_type] => utility
[patent_app_number] => 18/807646
[patent_app_country] => US
[patent_app_date] => 2024-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 12
[patent_no_of_words] => 4930
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18807646
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/807646 | Dynamic power management for data plane applications in user space | Aug 15, 2024 | Issued |
Array
(
[id] => 19864336
[patent_doc_number] => 20250103122
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-27
[patent_title] => Hardware Performance Information for Power Management
[patent_app_type] => utility
[patent_app_number] => 18/807525
[patent_app_country] => US
[patent_app_date] => 2024-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16609
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18807525
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/807525 | Hardware Performance Information for Power Management | Aug 15, 2024 | Pending |
Array
(
[id] => 20513168
[patent_doc_number] => 20260037269
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-05
[patent_title] => NON-PERIODIC POWER, CURRENT, AND THERMAL LIMITS MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 18/789509
[patent_app_country] => US
[patent_app_date] => 2024-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1016
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18789509
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/789509 | NON-PERIODIC POWER, CURRENT, AND THERMAL LIMITS MANAGEMENT | Jul 29, 2024 | Issued |
Array
(
[id] => 20757953
[patent_doc_number] => 12650722
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-09
[patent_title] => Electronic device operating external device in low-power mode using pattern information and control method thereof
[patent_app_type] => utility
[patent_app_number] => 18/782678
[patent_app_country] => US
[patent_app_date] => 2024-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4721
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18782678
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/782678 | Electronic device operating external device in low-power mode using pattern information and control method thereof | Jul 23, 2024 | Issued |
Array
(
[id] => 20051823
[patent_doc_number] => 20250190045
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => PEAK POWER CONTROL OF A MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/782550
[patent_app_country] => US
[patent_app_date] => 2024-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7308
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18782550
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/782550 | Peak power control of a memory system | Jul 23, 2024 | Issued |
Array
(
[id] => 20731637
[patent_doc_number] => 12638895
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-26
[patent_title] => Mechanism for power sharing and allocation among device components
[patent_app_type] => utility
[patent_app_number] => 18/782612
[patent_app_country] => US
[patent_app_date] => 2024-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3350
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18782612
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/782612 | Mechanism for power sharing and allocation among device components | Jul 23, 2024 | Issued |
Array
(
[id] => 20731650
[patent_doc_number] => 12638908
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-26
[patent_title] => Power envelope modification for memory systems based on time to thermal throttle
[patent_app_type] => utility
[patent_app_number] => 18/782554
[patent_app_country] => US
[patent_app_date] => 2024-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 6277
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18782554
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/782554 | Power envelope modification for memory systems based on time to thermal throttle | Jul 23, 2024 | Issued |
Array
(
[id] => 20487226
[patent_doc_number] => 20260023425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-01-22
[patent_title] => Configurable and Scalable Power Gating and Voltage Regulation
[patent_app_type] => utility
[patent_app_number] => 18/774797
[patent_app_country] => US
[patent_app_date] => 2024-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4706
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18774797
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/774797 | Configurable and Scalable Power Gating and Voltage Regulation | Jul 15, 2024 | Pending |
Array
(
[id] => 19756261
[patent_doc_number] => 20250044826
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => TECHNIQUES FOR CHANNEL CLOCK CONFIGURATIONS
[patent_app_type] => utility
[patent_app_number] => 18/763965
[patent_app_country] => US
[patent_app_date] => 2024-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9011
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18763965
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/763965 | TECHNIQUES FOR CHANNEL CLOCK CONFIGURATIONS | Jul 2, 2024 | Pending |
Array
(
[id] => 20428045
[patent_doc_number] => 20250390135
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-25
[patent_title] => SIMPLIFIED CLOCKING AND INPUT/OUTPUT TIMING USING SINGLE DATA RATE LINK FOR MULTIPLE SYSTEM-ON-CHIP DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/747843
[patent_app_country] => US
[patent_app_date] => 2024-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4824
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18747843
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/747843 | Simplified clocking and input/output timing using single data rate link for multiple system-on-chip device | Jun 18, 2024 | Issued |
Array
(
[id] => 19588290
[patent_doc_number] => 20240385847
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => UNIFIED BOOT IMAGE FOR MULTIPLE OPERATING SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/745951
[patent_app_country] => US
[patent_app_date] => 2024-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8086
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18745951
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/745951 | UNIFIED BOOT IMAGE FOR MULTIPLE OPERATING SYSTEMS | Jun 16, 2024 | Pending |
Array
(
[id] => 20423724
[patent_doc_number] => 20250385809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-18
[patent_title] => REINFORCEMENT LEARNING FOR SWITCH POWER OPTIMIZATION
[patent_app_type] => utility
[patent_app_number] => 18/741609
[patent_app_country] => US
[patent_app_date] => 2024-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -34
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18741609
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/741609 | REINFORCEMENT LEARNING FOR SWITCH POWER OPTIMIZATION | Jun 11, 2024 | Pending |
Array
(
[id] => 20421800
[patent_doc_number] => 20250383885
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-12-18
[patent_title] => IDENTIFICATION AND MANAGEMENT OF REMOTE BOOT OPERATING SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/741589
[patent_app_country] => US
[patent_app_date] => 2024-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8051
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18741589
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/741589 | Identification and management of remote boot operating systems | Jun 11, 2024 | Issued |
| 18/718490 | ELECTRIC POWER CONSUMPTION MANAGEMENT DEVICE, PROGRAM AND ELECTRIC POWER CONSUMPTION MANAGEMENT METHOD | Jun 10, 2024 | Pending |