Vu A. Vu

Array ( [id] => 58130 [patent_doc_number] => 07774583 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-08-10 [patent_title] => 'Processing bypass register file system and method' [patent_app_type] => utility [patent_app_number] => 11/540766 [patent_app_country] => US [patent_app_date] => 2006-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2619 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/774/07774583.pdf [firstpage_image] =>[orig_patent_app_number] => 11540766 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4942390 [patent_doc_number] => 20080079713 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-03 [patent_title] => 'Area Optimized Full Vector Width Vector Cross Product' [patent_app_type] => utility [patent_app_number] => 11/536156 [patent_app_country] => US [patent_app_date] => 2006-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8905 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20080079713.pdf [firstpage_image] =>[orig_patent_app_number] => 11536156 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5024743 [patent_doc_number] => 20070150710 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-28 [patent_title] => 'Apparatus and method for optimizing loop buffer in reconfigurable processor' [patent_app_type] => utility [patent_app_number] => 11/525913 [patent_app_country] => US [patent_app_date] => 2006-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4218 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0150/20070150710.pdf [firstpage_image] =>[orig_patent_app_number] => 11525913 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 175591 [patent_doc_number] => 07660974 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-09 [patent_title] => 'Method and apparatus for analyzing performance, and computer product' [patent_app_type] => utility [patent_app_number] => 11/524398 [patent_app_country] => US [patent_app_date] => 2006-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3486 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/660/07660974.pdf [firstpage_image] =>[orig_patent_app_number] => 11524398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5195300 [patent_doc_number] => 20070083785 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-12 [patent_title] => 'System with high power and low power processors and thread transfer' [patent_app_type] => utility [patent_app_number] => 11/523996 [patent_app_country] => US [patent_app_date] => 2006-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 48 [patent_no_of_words] => 20882 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0083/20070083785.pdf [firstpage_image] =>[orig_patent_app_number] => 11523996 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5195199 [patent_doc_number] => 20070083684 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-12 [patent_title] => 'Data stream converter and data conversion circuit' [patent_app_type] => utility [patent_app_number] => 11/524365 [patent_app_country] => US [patent_app_date] => 2006-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2981 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0083/20070083684.pdf [firstpage_image] =>[orig_patent_app_number] => 11524365 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 600324 [patent_doc_number] => 07437534 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-14 [patent_title] => 'Local and global register partitioning technique' [patent_app_type] => utility [patent_app_number] => 11/533314 [patent_app_country] => US [patent_app_date] => 2006-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 9104 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/437/07437534.pdf [firstpage_image] =>[orig_patent_app_number] => 11533314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4923693 [patent_doc_number] => 20080072010 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-20 [patent_title] => 'Data processor and methods thereof' [patent_app_type] => utility [patent_app_number] => 11/522634 [patent_app_country] => US [patent_app_date] => 2006-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3838 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0072/20080072010.pdf [firstpage_image] =>[orig_patent_app_number] => 11522634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4923698 [patent_doc_number] => 20080072015 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-20 [patent_title] => 'Demand-based processing resource allocation' [patent_app_type] => utility [patent_app_number] => 11/523132 [patent_app_country] => US [patent_app_date] => 2006-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4289 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0072/20080072015.pdf [firstpage_image] =>[orig_patent_app_number] => 11523132 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5195285 [patent_doc_number] => 20070083770 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-12 [patent_title] => 'System and method for foiling code-injection attacks in a computing device' [patent_app_type] => utility [patent_app_number] => 11/521866 [patent_app_country] => US [patent_app_date] => 2006-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7242 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0083/20070083770.pdf [firstpage_image] =>[orig_patent_app_number] => 11521866 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 604879 [patent_doc_number] => 07434039 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-07 [patent_title] => 'Computer processor capable of responding with comparable efficiency to both software-state-independent and state-dependent events' [patent_app_type] => utility [patent_app_number] => 11/470728 [patent_app_country] => US [patent_app_date] => 2006-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 5152 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/434/07434039.pdf [firstpage_image] =>[orig_patent_app_number] => 11470728 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6408724 [patent_doc_number] => 20100305937 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-02 [patent_title] => 'COPROCESSOR SUPPORT IN A COMPUTING DEVICE' [patent_app_type] => utility [patent_app_number] => 12/063262 [patent_app_country] => US [patent_app_date] => 2006-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2128 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0305/20100305937.pdf [firstpage_image] =>[orig_patent_app_number] => 12063262 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 106836 [patent_doc_number] => 07730285 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-06-01 [patent_title] => 'Data processing system with partial bypass reorder buffer and combined load/store arithmetic logic unit and processing method thereof' [patent_app_type] => utility [patent_app_number] => 11/497805 [patent_app_country] => US [patent_app_date] => 2006-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 11190 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/730/07730285.pdf [firstpage_image] =>[orig_patent_app_number] => 11497805 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4829978 [patent_doc_number] => 20080126771 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-29 [patent_title] => 'Branch Target Extension for an Instruction Cache' [patent_app_type] => utility [patent_app_number] => 11/459683 [patent_app_country] => US [patent_app_date] => 2006-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7462 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20080126771.pdf [firstpage_image] =>[orig_patent_app_number] => 11459683 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 868798 [patent_doc_number] => 07370178 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-05-06 [patent_title] => 'Method for latest producer tracking in an out-of-order processor, and applications thereof' [patent_app_type] => utility [patent_app_number] => 11/485959 [patent_app_country] => US [patent_app_date] => 2006-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7482 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/370/07370178.pdf [firstpage_image] =>[orig_patent_app_number] => 11485959 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5663090 [patent_doc_number] => 20060253686 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-09 [patent_title] => 'Instruction prefetch apparatus and instruction prefetch method' [patent_app_type] => utility [patent_app_number] => 11/484601 [patent_app_country] => US [patent_app_date] => 2006-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4818 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0253/20060253686.pdf [firstpage_image] =>[orig_patent_app_number] => 11484601 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 885607 [patent_doc_number] => 07356675 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-08 [patent_title] => 'Data processor' [patent_app_type] => utility [patent_app_number] => 11/482062 [patent_app_country] => US [patent_app_date] => 2006-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 17 [patent_no_of_words] => 8468 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/356/07356675.pdf [firstpage_image] =>[orig_patent_app_number] => 11482062 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4984375 [patent_doc_number] => 20070088934 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-19 [patent_title] => 'Multithread processor' [patent_app_type] => utility [patent_app_number] => 11/482073 [patent_app_country] => US [patent_app_date] => 2006-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 13341 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0088/20070088934.pdf [firstpage_image] =>[orig_patent_app_number] => 11482073 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 28224 [patent_doc_number] => 07797513 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-14 [patent_title] => 'Non-blocking, multi-context pipelined processor' [patent_app_type] => utility [patent_app_number] => 11/428464 [patent_app_country] => US [patent_app_date] => 2006-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3584 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/797/07797513.pdf [firstpage_image] =>[orig_patent_app_number] => 11428464 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4996094 [patent_doc_number] => 20070011439 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-11 [patent_title] => 'Data processing systems and methods of operating the same in which memory blocks are selectively activated in fetching program instructions' [patent_app_type] => utility [patent_app_number] => 11/476532 [patent_app_country] => US [patent_app_date] => 2006-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5954 [patent_no_of_claims] => 62 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20070011439.pdf [firstpage_image] =>[orig_patent_app_number] => 11476532 [rel_patent_id] =>[rel_patent_doc_number] =>)