
Vu Anh Le
Examiner (ID: 12112, Phone: (571)272-1871 , Office: P/2825 )
| Most Active Art Unit | 2824 |
| Art Unit(s) | 2825, 2511, 0, 2824, 2818 |
| Total Applications | 2999 |
| Issued Applications | 2864 |
| Pending Applications | 54 |
| Abandoned Applications | 89 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19926218
[patent_doc_number] => 12300511
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-05-13
[patent_title] => Fabrication method for package structure
[patent_app_type] => utility
[patent_app_number] => 19/021887
[patent_app_country] => US
[patent_app_date] => 2025-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 0
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19021887
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/021887 | Fabrication method for package structure | Jan 14, 2025 | Issued |
Array
(
[id] => 19560028
[patent_doc_number] => 20240371820
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-07
[patent_title] => CHIP PACKAGE STRUCTURE AND METHOD FOR PRODUCING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/777513
[patent_app_country] => US
[patent_app_date] => 2024-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4355
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18777513
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/777513 | CHIP PACKAGE STRUCTURE AND METHOD FOR PRODUCING THE SAME | Jul 17, 2024 | Pending |
Array
(
[id] => 19546555
[patent_doc_number] => 20240363591
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => INTEGRATED CIRCUIT PACKAGE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 18/767600
[patent_app_country] => US
[patent_app_date] => 2024-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9106
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18767600
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/767600 | Integrated circuit package and method | Jul 8, 2024 | Issued |
Array
(
[id] => 19664064
[patent_doc_number] => 20240431129
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-26
[patent_title] => DISPLAY DEVICE, DISPLAY MODULE, ELECTRONIC DEVICE, AND TELEVISION DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/751482
[patent_app_country] => US
[patent_app_date] => 2024-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 36295
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18751482
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/751482 | Display device, display module, electronic device, and television device | Jun 23, 2024 | Issued |
Array
(
[id] => 19468107
[patent_doc_number] => 20240321777
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => METHODS FOR FORMING THREE-DIMENSIONAL MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/735887
[patent_app_country] => US
[patent_app_date] => 2024-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13917
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18735887
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/735887 | METHODS FOR FORMING THREE-DIMENSIONAL MEMORY DEVICES | Jun 5, 2024 | Pending |
Array
(
[id] => 20028929
[patent_doc_number] => 20250167151
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-22
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/679992
[patent_app_country] => US
[patent_app_date] => 2024-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2080
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18679992
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/679992 | SEMICONDUCTOR PACKAGE | May 30, 2024 | Pending |
Array
(
[id] => 20299462
[patent_doc_number] => 20250324705
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-16
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/675167
[patent_app_country] => US
[patent_app_date] => 2024-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18675167
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/675167 | SEMICONDUCTOR STRUCTURE AND METHOD OF FORMING THE SAME | May 27, 2024 | Pending |
Array
(
[id] => 19837690
[patent_doc_number] => 20250089476
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/674046
[patent_app_country] => US
[patent_app_date] => 2024-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12932
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18674046
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/674046 | DISPLAY DEVICE | May 23, 2024 | Pending |
Array
(
[id] => 19866450
[patent_doc_number] => 20250105236
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-27
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/660294
[patent_app_country] => US
[patent_app_date] => 2024-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11878
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18660294
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/660294 | SEMICONDUCTOR PACKAGE | May 9, 2024 | Pending |
Array
(
[id] => 19407241
[patent_doc_number] => 20240290752
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => APPARATUSES AND METHODS FOR COUPLING A PLURALITY OF SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/658874
[patent_app_country] => US
[patent_app_date] => 2024-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6109
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18658874
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/658874 | APPARATUSES AND METHODS FOR COUPLING A PLURALITY OF SEMICONDUCTOR DEVICES | May 7, 2024 | Pending |
Array
(
[id] => 19384680
[patent_doc_number] => 20240274550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => EX-SITU MANUFACTURE OF METAL MICRO-WIRES AND FIB PLACEMENT IN IC CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 18/641571
[patent_app_country] => US
[patent_app_date] => 2024-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6225
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18641571
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/641571 | EX-SITU MANUFACTURE OF METAL MICRO-WIRES AND FIB PLACEMENT IN IC CIRCUITS | Apr 21, 2024 | Pending |
Array
(
[id] => 20191265
[patent_doc_number] => 12402405
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-26
[patent_title] => Integration of multiple fin stuctures on a single substrate
[patent_app_type] => utility
[patent_app_number] => 18/624284
[patent_app_country] => US
[patent_app_date] => 2024-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 62
[patent_no_of_words] => 12554
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18624284
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/624284 | Integration of multiple fin stuctures on a single substrate | Apr 1, 2024 | Issued |
Array
(
[id] => 19619388
[patent_doc_number] => 20240405068
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => Semiconductor Device and Method of Forming MEMS Super-Junction Metal Oxide Semiconductor Using Epitaxial Layer
[patent_app_type] => utility
[patent_app_number] => 18/622990
[patent_app_country] => US
[patent_app_date] => 2024-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9116
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18622990
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/622990 | Semiconductor Device and Method of Forming MEMS Super-Junction Metal Oxide Semiconductor Using Epitaxial Layer | Mar 30, 2024 | Pending |
Array
(
[id] => 20286057
[patent_doc_number] => 20250311299
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-02
[patent_title] => ISOLATING BACKSIDE CONTACTS
[patent_app_type] => utility
[patent_app_number] => 18/619879
[patent_app_country] => US
[patent_app_date] => 2024-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9019
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18619879
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/619879 | ISOLATING BACKSIDE CONTACTS | Mar 27, 2024 | Pending |
Array
(
[id] => 19364213
[patent_doc_number] => 20240266247
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => THERMAL RESISTOR AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/615907
[patent_app_country] => US
[patent_app_date] => 2024-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16370
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18615907
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/615907 | Thermal resistor and method of manufacturing the same | Mar 24, 2024 | Issued |
Array
(
[id] => 19305787
[patent_doc_number] => 20240234367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/612474
[patent_app_country] => US
[patent_app_date] => 2024-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8789
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18612474
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/612474 | SEMICONDUCTOR PACKAGE | Mar 20, 2024 | Pending |
Array
(
[id] => 20216144
[patent_doc_number] => 12412798
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-09
[patent_title] => Semiconductor device and method of forming
[patent_app_type] => utility
[patent_app_number] => 18/593626
[patent_app_country] => US
[patent_app_date] => 2024-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 2412
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18593626
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/593626 | Semiconductor device and method of forming | Feb 29, 2024 | Issued |
Array
(
[id] => 19452836
[patent_doc_number] => 20240312966
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => ELEMENT TRANSFER DEVICE USING FLUIDIC SELF-ASSEMBLY AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/591325
[patent_app_country] => US
[patent_app_date] => 2024-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13023
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18591325
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/591325 | ELEMENT TRANSFER DEVICE USING FLUIDIC SELF-ASSEMBLY AND DISPLAY DEVICE | Feb 28, 2024 | Pending |
Array
(
[id] => 20183878
[patent_doc_number] => 20250267836
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-21
[patent_title] => SELF-ALIGNED STORAGE NODE CONTACT IN DYNAMIC RANDOM ACCESS MEMORY (DRAM) DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/444858
[patent_app_country] => US
[patent_app_date] => 2024-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18444858
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/444858 | SELF-ALIGNED STORAGE NODE CONTACT IN DYNAMIC RANDOM ACCESS MEMORY (DRAM) DEVICE | Feb 18, 2024 | Pending |
Array
(
[id] => 19392994
[patent_doc_number] => 20240282864
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => INTEGRATED CIRCUIT SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/432351
[patent_app_country] => US
[patent_app_date] => 2024-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13681
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 275
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18432351
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/432351 | INTEGRATED CIRCUIT SEMICONDUCTOR DEVICE | Feb 4, 2024 | Pending |