
Vu Anh Le
Examiner (ID: 15321, Phone: (571)272-1871 , Office: P/2825 )
| Most Active Art Unit | 2824 |
| Art Unit(s) | 2818, 2825, 0, 2824, 2511 |
| Total Applications | 2999 |
| Issued Applications | 2864 |
| Pending Applications | 54 |
| Abandoned Applications | 89 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1431704
[patent_doc_number] => 06504768
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-01-07
[patent_title] => 'Redundancy selection in memory devices with concurrent read and write'
[patent_app_type] => B1
[patent_app_number] => 09/648661
[patent_app_country] => US
[patent_app_date] => 2000-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8867
[patent_no_of_claims] => 61
[patent_no_of_ind_claims] => 29
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/504/06504768.pdf
[firstpage_image] =>[orig_patent_app_number] => 09648661
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/648661 | Redundancy selection in memory devices with concurrent read and write | Aug 24, 2000 | Issued |
Array
(
[id] => 1149468
[patent_doc_number] => 06778444
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-17
[patent_title] => 'Buffer for a split cache line access'
[patent_app_type] => B1
[patent_app_number] => 09/642035
[patent_app_country] => US
[patent_app_date] => 2000-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3102
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/778/06778444.pdf
[firstpage_image] =>[orig_patent_app_number] => 09642035
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/642035 | Buffer for a split cache line access | Aug 17, 2000 | Issued |
| 90/005789 | PROGRAMMABLE LOGIC ARRAY INTEGRATED CIRCUITS | Aug 8, 2000 | Issued |
| 90/005790 | PROGRAMMABLE LOGIC ARRAY INTEGRATED CIRCUITS | Aug 8, 2000 | Issued |
| 90/005791 | PROGRAMMABLE LOGIC ARRAY INTEGRATED CIRCUITS | Aug 8, 2000 | Issued |
Array
(
[id] => 1465221
[patent_doc_number] => 06351424
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-02-26
[patent_title] => 'Cancellation of redundant elements with a cancel bank'
[patent_app_type] => B1
[patent_app_number] => 09/634069
[patent_app_country] => US
[patent_app_date] => 2000-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3520
[patent_no_of_claims] => 59
[patent_no_of_ind_claims] => 15
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/351/06351424.pdf
[firstpage_image] =>[orig_patent_app_number] => 09634069
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/634069 | Cancellation of redundant elements with a cancel bank | Aug 7, 2000 | Issued |
Array
(
[id] => 4416253
[patent_doc_number] => 06272042
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-08-07
[patent_title] => 'Nonvolatile semiconductor memory'
[patent_app_type] => 1
[patent_app_number] => 9/630426
[patent_app_country] => US
[patent_app_date] => 2000-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 29
[patent_no_of_words] => 13830
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/272/06272042.pdf
[firstpage_image] =>[orig_patent_app_number] => 630426
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/630426 | Nonvolatile semiconductor memory | Jul 31, 2000 | Issued |
Array
(
[id] => 4283141
[patent_doc_number] => 06307780
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-10-23
[patent_title] => 'Semiconductor non-volatile storage'
[patent_app_type] => 1
[patent_app_number] => 9/627411
[patent_app_country] => US
[patent_app_date] => 2000-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 23
[patent_no_of_words] => 9442
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 348
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/307/06307780.pdf
[firstpage_image] =>[orig_patent_app_number] => 627411
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/627411 | Semiconductor non-volatile storage | Jul 26, 2000 | Issued |
Array
(
[id] => 4418657
[patent_doc_number] => 06240011
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-29
[patent_title] => 'Eeprom cell with improved current performance'
[patent_app_type] => 1
[patent_app_number] => 9/620827
[patent_app_country] => US
[patent_app_date] => 2000-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1404
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/240/06240011.pdf
[firstpage_image] =>[orig_patent_app_number] => 620827
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/620827 | Eeprom cell with improved current performance | Jul 20, 2000 | Issued |
Array
(
[id] => 4416500
[patent_doc_number] => 06272067
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-08-07
[patent_title] => 'SRAM synchronized with an optimized clock signal based on a delay and an external clock'
[patent_app_type] => 1
[patent_app_number] => 9/613927
[patent_app_country] => US
[patent_app_date] => 2000-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 3755
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/272/06272067.pdf
[firstpage_image] =>[orig_patent_app_number] => 613927
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/613927 | SRAM synchronized with an optimized clock signal based on a delay and an external clock | Jul 10, 2000 | Issued |
Array
(
[id] => 4373958
[patent_doc_number] => 06256232
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-03
[patent_title] => 'Data access method capable of reducing the number of erasing to flash memory and data patch and access device using the same'
[patent_app_type] => 1
[patent_app_number] => 9/612631
[patent_app_country] => US
[patent_app_date] => 2000-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 2275
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/256/06256232.pdf
[firstpage_image] =>[orig_patent_app_number] => 612631
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/612631 | Data access method capable of reducing the number of erasing to flash memory and data patch and access device using the same | Jul 6, 2000 | Issued |
Array
(
[id] => 1511373
[patent_doc_number] => 06442076
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-27
[patent_title] => 'Flash memory with multiple status reading capability'
[patent_app_type] => B1
[patent_app_number] => 09/609037
[patent_app_country] => US
[patent_app_date] => 2000-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 37
[patent_no_of_words] => 15027
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/442/06442076.pdf
[firstpage_image] =>[orig_patent_app_number] => 09609037
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/609037 | Flash memory with multiple status reading capability | Jun 29, 2000 | Issued |
Array
(
[id] => 4425542
[patent_doc_number] => 06195281
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-27
[patent_title] => 'Apparatus for generating reference voltage in ferroelectric memory device'
[patent_app_type] => 1
[patent_app_number] => 9/605629
[patent_app_country] => US
[patent_app_date] => 2000-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2430
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/195/06195281.pdf
[firstpage_image] =>[orig_patent_app_number] => 605629
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/605629 | Apparatus for generating reference voltage in ferroelectric memory device | Jun 27, 2000 | Issued |
Array
(
[id] => 4359124
[patent_doc_number] => 06285613
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-04
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 9/604725
[patent_app_country] => US
[patent_app_date] => 2000-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 32
[patent_no_of_words] => 7566
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/285/06285613.pdf
[firstpage_image] =>[orig_patent_app_number] => 604725
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/604725 | Semiconductor memory device | Jun 27, 2000 | Issued |
Array
(
[id] => 732652
[patent_doc_number] => 07042755
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-05-09
[patent_title] => 'High density non-volatile memory device'
[patent_app_type] => utility
[patent_app_number] => 10/019377
[patent_app_country] => US
[patent_app_date] => 2000-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 51
[patent_figures_cnt] => 55
[patent_no_of_words] => 69220
[patent_no_of_claims] => 127
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 13
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/042/07042755.pdf
[firstpage_image] =>[orig_patent_app_number] => 10019377
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/019377 | High density non-volatile memory device | Jun 27, 2000 | Issued |
Array
(
[id] => 4266011
[patent_doc_number] => 06208560
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-03-27
[patent_title] => 'Nonvolatile semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 9/599397
[patent_app_country] => US
[patent_app_date] => 2000-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 55
[patent_figures_cnt] => 68
[patent_no_of_words] => 44285
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/208/06208560.pdf
[firstpage_image] =>[orig_patent_app_number] => 599397
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/599397 | Nonvolatile semiconductor memory device | Jun 21, 2000 | Issued |
Array
(
[id] => 1523328
[patent_doc_number] => 06414872
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-02
[patent_title] => 'Compact non-volatile memory device and memory array'
[patent_app_type] => B1
[patent_app_number] => 09/598929
[patent_app_country] => US
[patent_app_date] => 2000-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 3890
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/414/06414872.pdf
[firstpage_image] =>[orig_patent_app_number] => 09598929
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/598929 | Compact non-volatile memory device and memory array | Jun 20, 2000 | Issued |
Array
(
[id] => 4368076
[patent_doc_number] => 06201750
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-03-13
[patent_title] => 'Scannable fuse latches'
[patent_app_type] => 1
[patent_app_number] => 9/598427
[patent_app_country] => US
[patent_app_date] => 2000-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5962
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/201/06201750.pdf
[firstpage_image] =>[orig_patent_app_number] => 598427
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/598427 | Scannable fuse latches | Jun 20, 2000 | Issued |
Array
(
[id] => 4368062
[patent_doc_number] => 06201749
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-03-13
[patent_title] => 'Semiconductor memory'
[patent_app_type] => 1
[patent_app_number] => 9/598335
[patent_app_country] => US
[patent_app_date] => 2000-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 16842
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/201/06201749.pdf
[firstpage_image] =>[orig_patent_app_number] => 598335
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/598335 | Semiconductor memory | Jun 20, 2000 | Issued |
Array
(
[id] => 1285489
[patent_doc_number] => 06646945
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-11-11
[patent_title] => 'Reference voltage filter for memory modules'
[patent_app_type] => B1
[patent_app_number] => 09/592933
[patent_app_country] => US
[patent_app_date] => 2000-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 1524
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/646/06646945.pdf
[firstpage_image] =>[orig_patent_app_number] => 09592933
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/592933 | Reference voltage filter for memory modules | Jun 12, 2000 | Issued |