| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3925478
[patent_doc_number] => 06002637
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-12-14
[patent_title] => 'Input buffer circuit'
[patent_app_type] => 1
[patent_app_number] => 9/160337
[patent_app_country] => US
[patent_app_date] => 1998-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 18
[patent_no_of_words] => 2356
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/002/06002637.pdf
[firstpage_image] =>[orig_patent_app_number] => 160337
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/160337 | Input buffer circuit | Sep 24, 1998 | Issued |
Array
(
[id] => 4017474
[patent_doc_number] => 06005803
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-12-21
[patent_title] => 'Memory address decoding circuit for a simultaneous operation flash memory device with a flexible bank partition architecture'
[patent_app_type] => 1
[patent_app_number] => 9/159342
[patent_app_country] => US
[patent_app_date] => 1998-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 5972
[patent_no_of_claims] => 70
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/005/06005803.pdf
[firstpage_image] =>[orig_patent_app_number] => 159342
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/159342 | Memory address decoding circuit for a simultaneous operation flash memory device with a flexible bank partition architecture | Sep 22, 1998 | Issued |
Array
(
[id] => 4047819
[patent_doc_number] => 05995415
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-30
[patent_title] => 'Simultaneous operation flash memory device with a flexible bank partition architecture'
[patent_app_type] => 1
[patent_app_number] => 9/159142
[patent_app_country] => US
[patent_app_date] => 1998-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 7245
[patent_no_of_claims] => 58
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/995/05995415.pdf
[firstpage_image] =>[orig_patent_app_number] => 159142
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/159142 | Simultaneous operation flash memory device with a flexible bank partition architecture | Sep 22, 1998 | Issued |
Array
(
[id] => 4011736
[patent_doc_number] => 05986915
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-16
[patent_title] => 'Semiconductor memory device capable of preventing malfunction due to disconnection of column select line or word select line'
[patent_app_type] => 1
[patent_app_number] => 9/154734
[patent_app_country] => US
[patent_app_date] => 1998-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 2108
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/986/05986915.pdf
[firstpage_image] =>[orig_patent_app_number] => 154734
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/154734 | Semiconductor memory device capable of preventing malfunction due to disconnection of column select line or word select line | Sep 16, 1998 | Issued |
Array
(
[id] => 4234420
[patent_doc_number] => 06011750
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-01-04
[patent_title] => 'Semiconductor device having address transition detecting circuit'
[patent_app_type] => 1
[patent_app_number] => 9/153238
[patent_app_country] => US
[patent_app_date] => 1998-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2319
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/011/06011750.pdf
[firstpage_image] =>[orig_patent_app_number] => 153238
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/153238 | Semiconductor device having address transition detecting circuit | Sep 14, 1998 | Issued |
Array
(
[id] => 4251878
[patent_doc_number] => 06091648
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-18
[patent_title] => 'Voltage generating circuit for semiconductor integrated circuit device'
[patent_app_type] => 1
[patent_app_number] => 9/145141
[patent_app_country] => US
[patent_app_date] => 1998-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 76
[patent_no_of_words] => 7429
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/091/06091648.pdf
[firstpage_image] =>[orig_patent_app_number] => 145141
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/145141 | Voltage generating circuit for semiconductor integrated circuit device | Aug 31, 1998 | Issued |
Array
(
[id] => 3925436
[patent_doc_number] => 06002635
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-12-14
[patent_title] => 'Semiconductor memory device with control for auxiliary word lines for memory cell selection'
[patent_app_type] => 1
[patent_app_number] => 9/144939
[patent_app_country] => US
[patent_app_date] => 1998-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 31
[patent_no_of_words] => 6742
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/002/06002635.pdf
[firstpage_image] =>[orig_patent_app_number] => 144939
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/144939 | Semiconductor memory device with control for auxiliary word lines for memory cell selection | Aug 31, 1998 | Issued |
Array
(
[id] => 3960518
[patent_doc_number] => 05991216
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-23
[patent_title] => 'Method and memory device for dynamic cell plate sensing with AC equilibrate'
[patent_app_type] => 1
[patent_app_number] => 9/140528
[patent_app_country] => US
[patent_app_date] => 1998-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 7147
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/991/05991216.pdf
[firstpage_image] =>[orig_patent_app_number] => 140528
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/140528 | Method and memory device for dynamic cell plate sensing with AC equilibrate | Aug 26, 1998 | Issued |
Array
(
[id] => 4272809
[patent_doc_number] => 06205063
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-03-20
[patent_title] => 'Apparatus and method for efficiently correcting defects in memory circuits'
[patent_app_type] => 1
[patent_app_number] => 9/140031
[patent_app_country] => US
[patent_app_date] => 1998-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3730
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/205/06205063.pdf
[firstpage_image] =>[orig_patent_app_number] => 140031
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/140031 | Apparatus and method for efficiently correcting defects in memory circuits | Aug 25, 1998 | Issued |
Array
(
[id] => 3998255
[patent_doc_number] => 05959899
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-28
[patent_title] => 'Semiconductor memory having single path data pipeline for CAS-latency'
[patent_app_type] => 1
[patent_app_number] => 9/139538
[patent_app_country] => US
[patent_app_date] => 1998-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 1697
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/959/05959899.pdf
[firstpage_image] =>[orig_patent_app_number] => 139538
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/139538 | Semiconductor memory having single path data pipeline for CAS-latency | Aug 24, 1998 | Issued |
Array
(
[id] => 3998595
[patent_doc_number] => 05959922
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-28
[patent_title] => 'Ferroelectric random access memory device with reference cell array blocks'
[patent_app_type] => 1
[patent_app_number] => 9/137034
[patent_app_country] => US
[patent_app_date] => 1998-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5419
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/959/05959922.pdf
[firstpage_image] =>[orig_patent_app_number] => 137034
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/137034 | Ferroelectric random access memory device with reference cell array blocks | Aug 19, 1998 | Issued |
Array
(
[id] => 3940282
[patent_doc_number] => 05953268
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-14
[patent_title] => 'Memory block replacement system and replacement method for a semiconductor memory'
[patent_app_type] => 1
[patent_app_number] => 9/137240
[patent_app_country] => US
[patent_app_date] => 1998-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1961
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/953/05953268.pdf
[firstpage_image] =>[orig_patent_app_number] => 137240
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/137240 | Memory block replacement system and replacement method for a semiconductor memory | Aug 19, 1998 | Issued |
Array
(
[id] => 4131520
[patent_doc_number] => 06072746
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-06-06
[patent_title] => 'Self-timed address decoder for register file and compare circuit of a multi-port CAM'
[patent_app_type] => 1
[patent_app_number] => 9/134339
[patent_app_country] => US
[patent_app_date] => 1998-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 18
[patent_no_of_words] => 3252
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/072/06072746.pdf
[firstpage_image] =>[orig_patent_app_number] => 134339
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/134339 | Self-timed address decoder for register file and compare circuit of a multi-port CAM | Aug 13, 1998 | Issued |
Array
(
[id] => 713980
[patent_doc_number] => 07057937
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-06-06
[patent_title] => 'Data processing apparatus having a flash memory built-in which is rewritable by use of external device'
[patent_app_type] => utility
[patent_app_number] => 09/132085
[patent_app_country] => US
[patent_app_date] => 1998-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 37
[patent_no_of_words] => 16759
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/057/07057937.pdf
[firstpage_image] =>[orig_patent_app_number] => 09132085
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/132085 | Data processing apparatus having a flash memory built-in which is rewritable by use of external device | Aug 9, 1998 | Issued |
Array
(
[id] => 3940392
[patent_doc_number] => 05953275
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-14
[patent_title] => 'Semiconductor memory device having sense amplifiers shared between open bit line less affected by adjacent ones'
[patent_app_type] => 1
[patent_app_number] => 9/128740
[patent_app_country] => US
[patent_app_date] => 1998-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 13
[patent_no_of_words] => 6563
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 453
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/953/05953275.pdf
[firstpage_image] =>[orig_patent_app_number] => 128740
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/128740 | Semiconductor memory device having sense amplifiers shared between open bit line less affected by adjacent ones | Aug 3, 1998 | Issued |
| 09/126737 | COLUMN SELECTION CIRCUIT | Jul 30, 1998 | Issued |
Array
(
[id] => 4102501
[patent_doc_number] => 06134137
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-17
[patent_title] => 'Rom-embedded-DRAM'
[patent_app_type] => 1
[patent_app_number] => 9/127042
[patent_app_country] => US
[patent_app_date] => 1998-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 22
[patent_no_of_words] => 4378
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/134/06134137.pdf
[firstpage_image] =>[orig_patent_app_number] => 127042
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/127042 | Rom-embedded-DRAM | Jul 30, 1998 | Issued |
Array
(
[id] => 3993792
[patent_doc_number] => 05910913
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-06-08
[patent_title] => 'Non-volatile semiconductor memory'
[patent_app_type] => 1
[patent_app_number] => 9/124794
[patent_app_country] => US
[patent_app_date] => 1998-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 29
[patent_no_of_words] => 13862
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/910/05910913.pdf
[firstpage_image] =>[orig_patent_app_number] => 124794
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/124794 | Non-volatile semiconductor memory | Jul 29, 1998 | Issued |
Array
(
[id] => 3007296
[patent_doc_number] => 05359461
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-10-25
[patent_title] => 'Portable cosmetic mirror apparatus'
[patent_app_type] => 1
[patent_app_number] => 8/098042
[patent_app_country] => US
[patent_app_date] => 1998-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3405
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/359/05359461.pdf
[firstpage_image] =>[orig_patent_app_number] => 098042
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/098042 | Portable cosmetic mirror apparatus | Jul 27, 1998 | Issued |
| 09/123005 | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING SYNCHRONOUS FUNCTION WITH A PLURALITY OF EXTERNAL CLOCKS | Jul 26, 1998 | Issued |