Vu Anh Le

Array ( [id] => 4037226 [patent_doc_number] => 05883848 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-16 [patent_title] => 'Semiconductor device having multiple sized memory arrays' [patent_app_type] => 1 [patent_app_number] => 8/943251 [patent_app_country] => US [patent_app_date] => 1997-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 13 [patent_no_of_words] => 2727 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/883/05883848.pdf [firstpage_image] =>[orig_patent_app_number] => 943251 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4170478 [patent_doc_number] => 06157586 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-05 [patent_title] => 'Memory device having potential control for increasing the operating margin at the start of a sensing cycle' [patent_app_type] => 1 [patent_app_number] => 8/948327 [patent_app_country] => US [patent_app_date] => 1997-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 51 [patent_no_of_words] => 11138 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/157/06157586.pdf [firstpage_image] =>[orig_patent_app_number] => 948327 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4012128 [patent_doc_number] => 05986941 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Programming current limiter for source-side injection EEPROM cells' [patent_app_type] => 1 [patent_app_number] => 8/948145 [patent_app_country] => US [patent_app_date] => 1997-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 18 [patent_no_of_words] => 6825 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 295 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/986/05986941.pdf [firstpage_image] =>[orig_patent_app_number] => 948145 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3798152 [patent_doc_number] => 05822260 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-13 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/946355 [patent_app_country] => US [patent_app_date] => 1997-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3287 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 254 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/822/05822260.pdf [firstpage_image] =>[orig_patent_app_number] => 946355 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4037091 [patent_doc_number] => 05883839 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-16 [patent_title] => 'Waveform stabilizing drive circuit for modularized memory' [patent_app_type] => 1 [patent_app_number] => 8/944552 [patent_app_country] => US [patent_app_date] => 1997-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 4053 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/883/05883839.pdf [firstpage_image] =>[orig_patent_app_number] => 944552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3774895 [patent_doc_number] => 05844843 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-01 [patent_title] => 'Single chip data processing apparatus having a flash memory which is rewritable under the control of built-in CPU in the external write mode' [patent_app_type] => 1 [patent_app_number] => 8/941254 [patent_app_country] => US [patent_app_date] => 1997-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 37 [patent_no_of_words] => 16343 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/844/05844843.pdf [firstpage_image] =>[orig_patent_app_number] => 941254 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4027137 [patent_doc_number] => 05907505 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-25 [patent_title] => 'Power source circuit device used for a semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/940135 [patent_app_country] => US [patent_app_date] => 1997-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 21 [patent_no_of_words] => 10322 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/907/05907505.pdf [firstpage_image] =>[orig_patent_app_number] => 940135 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4027279 [patent_doc_number] => 05881006 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-09 [patent_title] => 'Semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 8/936550 [patent_app_country] => US [patent_app_date] => 1997-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 19 [patent_no_of_words] => 11548 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/881/05881006.pdf [firstpage_image] =>[orig_patent_app_number] => 936550 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3802623 [patent_doc_number] => 05841716 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-24 [patent_title] => 'Static type semiconductor memory device having a digit-line potential equalization circuit' [patent_app_type] => 1 [patent_app_number] => 8/934854 [patent_app_country] => US [patent_app_date] => 1997-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5843 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/841/05841716.pdf [firstpage_image] =>[orig_patent_app_number] => 934854 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4005041 [patent_doc_number] => 05892718 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-06 [patent_title] => 'Semiconductor memory device having a redundancy function' [patent_app_type] => 1 [patent_app_number] => 8/934539 [patent_app_country] => US [patent_app_date] => 1997-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 6227 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/892/05892718.pdf [firstpage_image] =>[orig_patent_app_number] => 934539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3889288 [patent_doc_number] => 05825684 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-20 [patent_title] => 'Sram cell structure' [patent_app_type] => 1 [patent_app_number] => 8/929952 [patent_app_country] => US [patent_app_date] => 1997-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 27 [patent_no_of_words] => 6399 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 374 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/825/05825684.pdf [firstpage_image] =>[orig_patent_app_number] => 929952 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3993671 [patent_doc_number] => 05862073 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'Floating gate memory array device with improved program and read performance' [patent_app_type] => 1 [patent_app_number] => 8/931065 [patent_app_country] => US [patent_app_date] => 1997-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 5603 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/862/05862073.pdf [firstpage_image] =>[orig_patent_app_number] => 931065 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4037077 [patent_doc_number] => 05883838 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-16 [patent_title] => 'Device and method for driving a conductive path with a signal' [patent_app_type] => 1 [patent_app_number] => 8/929987 [patent_app_country] => US [patent_app_date] => 1997-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 17 [patent_no_of_words] => 12853 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/883/05883838.pdf [firstpage_image] =>[orig_patent_app_number] => 929987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3905168 [patent_doc_number] => 05835425 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-10 [patent_title] => 'Dimension programmable fusebanks and methods for making the same' [patent_app_type] => 1 [patent_app_number] => 8/923459 [patent_app_country] => US [patent_app_date] => 1997-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3596 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/835/05835425.pdf [firstpage_image] =>[orig_patent_app_number] => 923459 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3824991 [patent_doc_number] => 05812463 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-22 [patent_title] => 'System and method for a high speed, high voltage latch for memory devices' [patent_app_type] => 1 [patent_app_number] => 8/918355 [patent_app_country] => US [patent_app_date] => 1997-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5657 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/812/05812463.pdf [firstpage_image] =>[orig_patent_app_number] => 918355 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4045686 [patent_doc_number] => 05856950 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-05 [patent_title] => 'Cancellation of redundant elements with a cancel bank' [patent_app_type] => 1 [patent_app_number] => 8/918656 [patent_app_country] => US [patent_app_date] => 1997-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3454 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/856/05856950.pdf [firstpage_image] =>[orig_patent_app_number] => 918656 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3752141 [patent_doc_number] => 05787040 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-28 [patent_title] => 'Device for the protection of stored data' [patent_app_type] => 1 [patent_app_number] => 8/916054 [patent_app_country] => US [patent_app_date] => 1997-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2090 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/787/05787040.pdf [firstpage_image] =>[orig_patent_app_number] => 916054 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3889709 [patent_doc_number] => 05825712 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-20 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/912755 [patent_app_country] => US [patent_app_date] => 1997-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 14 [patent_no_of_words] => 6300 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/825/05825712.pdf [firstpage_image] =>[orig_patent_app_number] => 912755 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3993948 [patent_doc_number] => 05862089 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'Method and memory device for dynamic cell plate sensing with ac equilibrate' [patent_app_type] => 1 [patent_app_number] => 8/911552 [patent_app_country] => US [patent_app_date] => 1997-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 7148 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/862/05862089.pdf [firstpage_image] =>[orig_patent_app_number] => 911552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4027066 [patent_doc_number] => 05880994 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-09 [patent_title] => 'Non-volatile semiconductor memory device having verify function' [patent_app_type] => 1 [patent_app_number] => 8/909727 [patent_app_country] => US [patent_app_date] => 1997-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 130 [patent_no_of_words] => 13781 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/880/05880994.pdf [firstpage_image] =>[orig_patent_app_number] => 909727 [rel_patent_id] =>[rel_patent_doc_number] =>)