Vu Anh Le

Array ( [id] => 3789140 [patent_doc_number] => 05808937 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'Self-convergent method for programming FLASH and EEPROM memory cells that moves the threshold voltage from an erased threshold voltage range to one of a plurality of programmed threshold voltage ranges' [patent_app_type] => 1 [patent_app_number] => 8/797307 [patent_app_country] => US [patent_app_date] => 1997-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 7327 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/808/05808937.pdf [firstpage_image] =>[orig_patent_app_number] => 797307 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3739199 [patent_doc_number] => 05703820 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-30 [patent_title] => 'Semiconductor memory device with precharge time improved' [patent_app_type] => 1 [patent_app_number] => 8/794465 [patent_app_country] => US [patent_app_date] => 1997-02-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 17 [patent_no_of_words] => 8610 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/703/05703820.pdf [firstpage_image] =>[orig_patent_app_number] => 794465 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3898691 [patent_doc_number] => 05724281 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-03 [patent_title] => 'Semiconductor integrated circuit having improved wiring in input terminal' [patent_app_type] => 1 [patent_app_number] => 8/790466 [patent_app_country] => US [patent_app_date] => 1997-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 4 [patent_no_of_words] => 4443 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/724/05724281.pdf [firstpage_image] =>[orig_patent_app_number] => 790466 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3912893 [patent_doc_number] => 05751636 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-12 [patent_title] => 'Semiconductor memory device having data erasing mechanism' [patent_app_type] => 1 [patent_app_number] => 8/785397 [patent_app_country] => US [patent_app_date] => 1997-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 44 [patent_no_of_words] => 8017 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/751/05751636.pdf [firstpage_image] =>[orig_patent_app_number] => 785397 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3891815 [patent_doc_number] => 05798970 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-25 [patent_title] => 'Memory device output buffer' [patent_app_type] => 1 [patent_app_number] => 8/781198 [patent_app_country] => US [patent_app_date] => 1997-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 4158 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/798/05798970.pdf [firstpage_image] =>[orig_patent_app_number] => 781198 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3798418 [patent_doc_number] => 05737259 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-07 [patent_title] => 'Method of decoding a diode type read only memory' [patent_app_type] => 1 [patent_app_number] => 8/775168 [patent_app_country] => US [patent_app_date] => 1996-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1728 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 292 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/737/05737259.pdf [firstpage_image] =>[orig_patent_app_number] => 775168 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3802432 [patent_doc_number] => 05841703 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-24 [patent_title] => 'Method and apparatus for removal of VT drop in the output diode of charge pumps' [patent_app_type] => 1 [patent_app_number] => 8/777899 [patent_app_country] => US [patent_app_date] => 1996-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7031 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/841/05841703.pdf [firstpage_image] =>[orig_patent_app_number] => 777899 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3753220 [patent_doc_number] => 05754472 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-19 [patent_title] => 'Flash memory device having a program path the same as a read pre-condition path' [patent_app_type] => 1 [patent_app_number] => 8/774265 [patent_app_country] => US [patent_app_date] => 1996-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 5001 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/754/05754472.pdf [firstpage_image] =>[orig_patent_app_number] => 774265 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3905371 [patent_doc_number] => 05835438 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-10 [patent_title] => 'Precharge-enable self boosting word line driver for an embedded DRAM' [patent_app_type] => 1 [patent_app_number] => 8/773770 [patent_app_country] => US [patent_app_date] => 1996-12-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4065 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/835/05835438.pdf [firstpage_image] =>[orig_patent_app_number] => 773770 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3783863 [patent_doc_number] => 05774400 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-30 [patent_title] => 'Structure and method to prevent over erasure of nonvolatile memory transistors' [patent_app_type] => 1 [patent_app_number] => 8/772970 [patent_app_country] => US [patent_app_date] => 1996-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 5865 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/774/05774400.pdf [firstpage_image] =>[orig_patent_app_number] => 772970 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3780869 [patent_doc_number] => 05734614 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-31 [patent_title] => 'Dynamic semiconductor memory device using sense amplifier as cache memory' [patent_app_type] => 1 [patent_app_number] => 8/780010 [patent_app_country] => US [patent_app_date] => 1996-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 7973 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 433 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/734/05734614.pdf [firstpage_image] =>[orig_patent_app_number] => 780010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3892701 [patent_doc_number] => 05748557 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-05 [patent_title] => 'Address buffer for high-speed address inputting' [patent_app_type] => 1 [patent_app_number] => 8/770250 [patent_app_country] => US [patent_app_date] => 1996-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2693 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/748/05748557.pdf [firstpage_image] =>[orig_patent_app_number] => 770250 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3825137 [patent_doc_number] => 05812475 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-22 [patent_title] => 'Programmable refresh circuits and methods for integrated circuit memory devices' [patent_app_type] => 1 [patent_app_number] => 8/770845 [patent_app_country] => US [patent_app_date] => 1996-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 5204 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/812/05812475.pdf [firstpage_image] =>[orig_patent_app_number] => 770845 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3891842 [patent_doc_number] => 05798972 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-25 [patent_title] => 'High-speed main amplifier with reduced access and output disable time periods' [patent_app_type] => 1 [patent_app_number] => 8/767135 [patent_app_country] => US [patent_app_date] => 1996-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 18 [patent_no_of_words] => 4369 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/798/05798972.pdf [firstpage_image] =>[orig_patent_app_number] => 767135 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3742109 [patent_doc_number] => 05694370 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-12-02 [patent_title] => 'High speed data access apparatus for paged memory device' [patent_app_type] => 1 [patent_app_number] => 8/770167 [patent_app_country] => US [patent_app_date] => 1996-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 18 [patent_no_of_words] => 6933 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 316 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/694/05694370.pdf [firstpage_image] =>[orig_patent_app_number] => 770167 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3798442 [patent_doc_number] => 05737261 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-07 [patent_title] => 'Non-volatile ferroelectric memory utilizing residual polarization of a ferroelectric film' [patent_app_type] => 1 [patent_app_number] => 8/768566 [patent_app_country] => US [patent_app_date] => 1996-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 4519 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/737/05737261.pdf [firstpage_image] =>[orig_patent_app_number] => 768566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3867695 [patent_doc_number] => 05706234 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-06 [patent_title] => 'Testing and repair of wide I/O semiconductor memory devices designed for testing' [patent_app_type] => 1 [patent_app_number] => 8/766705 [patent_app_country] => US [patent_app_date] => 1996-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4200 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/706/05706234.pdf [firstpage_image] =>[orig_patent_app_number] => 766705 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3892159 [patent_doc_number] => 05748519 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-05 [patent_title] => 'Method of selecting a memory cell in a magnetic random access memory device' [patent_app_type] => 1 [patent_app_number] => 8/766637 [patent_app_country] => US [patent_app_date] => 1996-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 2799 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/748/05748519.pdf [firstpage_image] =>[orig_patent_app_number] => 766637 [rel_patent_id] =>[rel_patent_doc_number] =>)