| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3563546
[patent_doc_number] => 05519655
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-21
[patent_title] => 'Memory architecture using new power saving row decode implementation'
[patent_app_type] => 1
[patent_app_number] => 8/315037
[patent_app_country] => US
[patent_app_date] => 1994-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 1614
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/519/05519655.pdf
[firstpage_image] =>[orig_patent_app_number] => 315037
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/315037 | Memory architecture using new power saving row decode implementation | Sep 28, 1994 | Issued |
| 08/311006 | SEMICONDUCTOR MEMORY AND SCREENING TEST METHOD THEREOF | Sep 22, 1994 | Abandoned |
Array
(
[id] => 3596661
[patent_doc_number] => 05553025
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-09-03
[patent_title] => 'Semiconductor memory device executing a memory test in a plurality of test modes'
[patent_app_type] => 1
[patent_app_number] => 8/308927
[patent_app_country] => US
[patent_app_date] => 1994-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3020
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/553/05553025.pdf
[firstpage_image] =>[orig_patent_app_number] => 308927
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/308927 | Semiconductor memory device executing a memory test in a plurality of test modes | Sep 19, 1994 | Issued |
Array
(
[id] => 3525423
[patent_doc_number] => 05487045
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-01-23
[patent_title] => 'Sense amplifier having variable sensing load for non-volatile memory'
[patent_app_type] => 1
[patent_app_number] => 8/308047
[patent_app_country] => US
[patent_app_date] => 1994-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 3618
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/487/05487045.pdf
[firstpage_image] =>[orig_patent_app_number] => 308047
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/308047 | Sense amplifier having variable sensing load for non-volatile memory | Sep 15, 1994 | Issued |
Array
(
[id] => 3530382
[patent_doc_number] => 05490110
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-02-06
[patent_title] => 'Non-volatile semiconductor memory device having disturb verify function'
[patent_app_type] => 1
[patent_app_number] => 8/307252
[patent_app_country] => US
[patent_app_date] => 1994-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 23
[patent_no_of_words] => 24795
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/490/05490110.pdf
[firstpage_image] =>[orig_patent_app_number] => 307252
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/307252 | Non-volatile semiconductor memory device having disturb verify function | Sep 15, 1994 | Issued |
Array
(
[id] => 3467377
[patent_doc_number] => 05473566
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-12-05
[patent_title] => 'Memory architecture and devices, systems and methods utilizing the same'
[patent_app_type] => 1
[patent_app_number] => 8/304508
[patent_app_country] => US
[patent_app_date] => 1994-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 5084
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/473/05473566.pdf
[firstpage_image] =>[orig_patent_app_number] => 304508
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/304508 | Memory architecture and devices, systems and methods utilizing the same | Sep 11, 1994 | Issued |
Array
(
[id] => 3502184
[patent_doc_number] => 05537347
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-07-16
[patent_title] => 'Dynamic semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 8/297957
[patent_app_country] => US
[patent_app_date] => 1994-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 23
[patent_no_of_words] => 5855
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/537/05537347.pdf
[firstpage_image] =>[orig_patent_app_number] => 297957
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/297957 | Dynamic semiconductor memory device | Aug 30, 1994 | Issued |
Array
(
[id] => 3566820
[patent_doc_number] => 05502671
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-03-26
[patent_title] => 'Apparatus and method for a semiconductor memory configuration-dependent output buffer supply circuit'
[patent_app_type] => 1
[patent_app_number] => 8/298827
[patent_app_country] => US
[patent_app_date] => 1994-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2870
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/502/05502671.pdf
[firstpage_image] =>[orig_patent_app_number] => 298827
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/298827 | Apparatus and method for a semiconductor memory configuration-dependent output buffer supply circuit | Aug 30, 1994 | Issued |
Array
(
[id] => 3612868
[patent_doc_number] => 05579260
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-11-26
[patent_title] => 'Non-volatile semiconductor memory device and data programming method'
[patent_app_type] => 1
[patent_app_number] => 8/296747
[patent_app_country] => US
[patent_app_date] => 1994-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 52
[patent_no_of_words] => 24181
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/579/05579260.pdf
[firstpage_image] =>[orig_patent_app_number] => 296747
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/296747 | Non-volatile semiconductor memory device and data programming method | Aug 25, 1994 | Issued |
Array
(
[id] => 3623196
[patent_doc_number] => 05535152
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-07-09
[patent_title] => 'Semiconductor chip having a low-noise power supply arrangement'
[patent_app_type] => 1
[patent_app_number] => 8/291943
[patent_app_country] => US
[patent_app_date] => 1994-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2108
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/535/05535152.pdf
[firstpage_image] =>[orig_patent_app_number] => 291943
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/291943 | Semiconductor chip having a low-noise power supply arrangement | Aug 16, 1994 | Issued |
Array
(
[id] => 3577014
[patent_doc_number] => 05485426
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-01-16
[patent_title] => 'Semiconductor memory device having a structure for driving input/output lines at a high speed'
[patent_app_type] => 1
[patent_app_number] => 8/289583
[patent_app_country] => US
[patent_app_date] => 1994-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 6515
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/485/05485426.pdf
[firstpage_image] =>[orig_patent_app_number] => 289583
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/289583 | Semiconductor memory device having a structure for driving input/output lines at a high speed | Aug 14, 1994 | Issued |
| 08/281236 | BANDGAP VOLTAGE REFERENCE GENERATOR | Jul 26, 1994 | Issued |
Array
(
[id] => 3467433
[patent_doc_number] => 05473570
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-12-05
[patent_title] => 'Semiconductor memory device having an improved sense amplifier arrangement'
[patent_app_type] => 1
[patent_app_number] => 8/273170
[patent_app_country] => US
[patent_app_date] => 1994-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 11697
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/473/05473570.pdf
[firstpage_image] =>[orig_patent_app_number] => 273170
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/273170 | Semiconductor memory device having an improved sense amplifier arrangement | Jul 25, 1994 | Issued |
Array
(
[id] => 3549716
[patent_doc_number] => 05481500
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-01-02
[patent_title] => 'Precharged bit decoder and sense amplifier with integrated latch usable in pipelined memories'
[patent_app_type] => 1
[patent_app_number] => 8/279366
[patent_app_country] => US
[patent_app_date] => 1994-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9330
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/481/05481500.pdf
[firstpage_image] =>[orig_patent_app_number] => 279366
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/279366 | Precharged bit decoder and sense amplifier with integrated latch usable in pipelined memories | Jul 21, 1994 | Issued |
Array
(
[id] => 3574450
[patent_doc_number] => 05483497
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-01-09
[patent_title] => 'Semiconductor memory having a plurality of banks usable in a plurality of bank configurations'
[patent_app_type] => 1
[patent_app_number] => 8/277486
[patent_app_country] => US
[patent_app_date] => 1994-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 45
[patent_no_of_words] => 7806
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/483/05483497.pdf
[firstpage_image] =>[orig_patent_app_number] => 277486
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/277486 | Semiconductor memory having a plurality of banks usable in a plurality of bank configurations | Jul 18, 1994 | Issued |
Array
(
[id] => 3485650
[patent_doc_number] => 05432745
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-07-11
[patent_title] => 'Method for testing a memory device'
[patent_app_type] => 1
[patent_app_number] => 8/276903
[patent_app_country] => US
[patent_app_date] => 1994-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 7795
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 429
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/432/05432745.pdf
[firstpage_image] =>[orig_patent_app_number] => 276903
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/276903 | Method for testing a memory device | Jul 18, 1994 | Issued |
| 08/274675 | ULTRA-HIGH-DENSITY ALTERNATE METAL VIRTUAL GROUND ROM | Jul 12, 1994 | Abandoned |
Array
(
[id] => 3566009
[patent_doc_number] => 05544105
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-08-06
[patent_title] => 'Static semiconductor memory device having circuitry for lowering potential of bit lines at commencement of data writing'
[patent_app_type] => 1
[patent_app_number] => 8/271691
[patent_app_country] => US
[patent_app_date] => 1994-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 59
[patent_figures_cnt] => 119
[patent_no_of_words] => 37612
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/544/05544105.pdf
[firstpage_image] =>[orig_patent_app_number] => 271691
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/271691 | Static semiconductor memory device having circuitry for lowering potential of bit lines at commencement of data writing | Jul 6, 1994 | Issued |
Array
(
[id] => 3451534
[patent_doc_number] => 05430681
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-07-04
[patent_title] => 'Memory cartridge and its memory control method'
[patent_app_type] => 1
[patent_app_number] => 8/266870
[patent_app_country] => US
[patent_app_date] => 1994-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 31
[patent_no_of_words] => 16932
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/430/05430681.pdf
[firstpage_image] =>[orig_patent_app_number] => 266870
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/266870 | Memory cartridge and its memory control method | Jul 4, 1994 | Issued |
Array
(
[id] => 3558222
[patent_doc_number] => 05546354
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-08-13
[patent_title] => 'Static random access memory having tunable-self-timed control logic circuits'
[patent_app_type] => 1
[patent_app_number] => 8/270190
[patent_app_country] => US
[patent_app_date] => 1994-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4759
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/546/05546354.pdf
[firstpage_image] =>[orig_patent_app_number] => 270190
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/270190 | Static random access memory having tunable-self-timed control logic circuits | Jun 30, 1994 | Issued |
