Vu Anh Le

Array ( [id] => 3032322 [patent_doc_number] => 05327387 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-05 [patent_title] => 'Dynamic random access memory having an improved operational stability' [patent_app_type] => 1 [patent_app_number] => 7/971630 [patent_app_country] => US [patent_app_date] => 1992-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 112 [patent_no_of_words] => 8924 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 682 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/327/05327387.pdf [firstpage_image] =>[orig_patent_app_number] => 971630 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3105294 [patent_doc_number] => 05291446 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-01 [patent_title] => 'VPP power supply having a regulator circuit for controlling a regulated positive potential' [patent_app_type] => 1 [patent_app_number] => 7/964684 [patent_app_country] => US [patent_app_date] => 1992-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 5524 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 234 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/291/05291446.pdf [firstpage_image] =>[orig_patent_app_number] => 964684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3425416 [patent_doc_number] => 05394359 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-28 [patent_title] => 'MOS integrated circuit with adjustable threshold voltage' [patent_app_type] => 1 [patent_app_number] => 7/944811 [patent_app_country] => US [patent_app_date] => 1992-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 2574 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 259 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/394/05394359.pdf [firstpage_image] =>[orig_patent_app_number] => 944811 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3061371 [patent_doc_number] => 05325328 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-28 [patent_title] => 'Sense amplifier output circuit used in semiconductor memory devices' [patent_app_type] => 1 [patent_app_number] => 7/777335 [patent_app_country] => US [patent_app_date] => 1992-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 2822 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/325/05325328.pdf [firstpage_image] =>[orig_patent_app_number] => 777335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3495214 [patent_doc_number] => 05426610 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-20 [patent_title] => 'Storage circuitry using sense amplifier with temporary pause for voltage supply isolation' [patent_app_type] => 1 [patent_app_number] => 7/917699 [patent_app_country] => US [patent_app_date] => 1992-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 6936 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/426/05426610.pdf [firstpage_image] =>[orig_patent_app_number] => 917699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3032234 [patent_doc_number] => 05289410 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-22 [patent_title] => 'Non-volatile magnetic random access memory' [patent_app_type] => 1 [patent_app_number] => 7/905666 [patent_app_country] => US [patent_app_date] => 1992-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 22 [patent_no_of_words] => 8590 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/289/05289410.pdf [firstpage_image] =>[orig_patent_app_number] => 905666 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3064390 [patent_doc_number] => 05345421 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-06 [patent_title] => 'High speed, low noise semiconductor storage device' [patent_app_type] => 1 [patent_app_number] => 7/905745 [patent_app_country] => US [patent_app_date] => 1992-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 17 [patent_no_of_words] => 4929 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/345/05345421.pdf [firstpage_image] =>[orig_patent_app_number] => 905745 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3489628 [patent_doc_number] => 05400281 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-21 [patent_title] => 'Static random access memory device with memory cell testing circuit' [patent_app_type] => 1 [patent_app_number] => 7/905917 [patent_app_country] => US [patent_app_date] => 1992-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3664 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 498 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/400/05400281.pdf [firstpage_image] =>[orig_patent_app_number] => 905917 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3464057 [patent_doc_number] => 05452248 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-19 [patent_title] => 'Method of operating a nonvolatile semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 7/903949 [patent_app_country] => US [patent_app_date] => 1992-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 44 [patent_no_of_words] => 8005 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/452/05452248.pdf [firstpage_image] =>[orig_patent_app_number] => 903949 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3025594 [patent_doc_number] => 05341338 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-23 [patent_title] => 'Data output circuit with minimum power source noise' [patent_app_type] => 1 [patent_app_number] => 7/903563 [patent_app_country] => US [patent_app_date] => 1992-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3386 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 266 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/341/05341338.pdf [firstpage_image] =>[orig_patent_app_number] => 903563 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2904299 [patent_doc_number] => 05272665 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-21 [patent_title] => 'Semiconductor memory with improved sense amplifier layout' [patent_app_type] => 1 [patent_app_number] => 7/903258 [patent_app_country] => US [patent_app_date] => 1992-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6598 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/272/05272665.pdf [firstpage_image] =>[orig_patent_app_number] => 903258 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3047179 [patent_doc_number] => 05301150 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-05 [patent_title] => 'Flash erasable single poly EPROM device' [patent_app_type] => 1 [patent_app_number] => 7/901736 [patent_app_country] => US [patent_app_date] => 1992-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5406 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/301/05301150.pdf [firstpage_image] =>[orig_patent_app_number] => 901736 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3032268 [patent_doc_number] => 05289412 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-02-22 [patent_title] => 'High-speed bias-stabilized current-mirror referencing circuit for non-volatile memories' [patent_app_type] => 1 [patent_app_number] => 7/901395 [patent_app_country] => US [patent_app_date] => 1992-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3965 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/289/05289412.pdf [firstpage_image] =>[orig_patent_app_number] => 901395 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3092099 [patent_doc_number] => 05280447 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-18 [patent_title] => 'Floating gate nonvolatile memory with configurable erasure blocks' [patent_app_type] => 1 [patent_app_number] => 7/901275 [patent_app_country] => US [patent_app_date] => 1992-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 9768 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 336 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/280/05280447.pdf [firstpage_image] =>[orig_patent_app_number] => 901275 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2998199 [patent_doc_number] => 05267196 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-11-30 [patent_title] => 'Floating gate nonvolatile memory with distributed blocking feature' [patent_app_type] => 1 [patent_app_number] => 7/901279 [patent_app_country] => US [patent_app_date] => 1992-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8486 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 440 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/267/05267196.pdf [firstpage_image] =>[orig_patent_app_number] => 901279 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2966214 [patent_doc_number] => 05243575 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-07 [patent_title] => 'Address transition detection to write state machine interface circuit for flash memory' [patent_app_type] => 1 [patent_app_number] => 7/901266 [patent_app_country] => US [patent_app_date] => 1992-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3967 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 372 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/243/05243575.pdf [firstpage_image] =>[orig_patent_app_number] => 901266 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3020727 [patent_doc_number] => 05333127 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-26 [patent_title] => 'Memory circuit with dual sense amplifier and amplifier control circuitry' [patent_app_type] => 1 [patent_app_number] => 7/900216 [patent_app_country] => US [patent_app_date] => 1992-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 17 [patent_no_of_words] => 5846 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/333/05333127.pdf [firstpage_image] =>[orig_patent_app_number] => 900216 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3084181 [patent_doc_number] => 05365477 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-15 [patent_title] => 'Dynamic random access memory device' [patent_app_type] => 1 [patent_app_number] => 7/899538 [patent_app_country] => US [patent_app_date] => 1992-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 3781 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/365/05365477.pdf [firstpage_image] =>[orig_patent_app_number] => 899538 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3025419 [patent_doc_number] => 05341328 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-23 [patent_title] => 'Electrically erasable memory elements having reduced switching current requirements and increased write/erase cycle life' [patent_app_type] => 1 [patent_app_number] => 7/898635 [patent_app_country] => US [patent_app_date] => 1992-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 14714 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/341/05341328.pdf [firstpage_image] =>[orig_patent_app_number] => 898635 [rel_patent_id] =>[rel_patent_doc_number] =>)