Vu Anh Le

Array ( [id] => 3086367 [patent_doc_number] => 05297078 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-22 [patent_title] => 'Static semiconductor memory device for stable operation' [patent_app_type] => 1 [patent_app_number] => 7/897774 [patent_app_country] => US [patent_app_date] => 1992-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3676 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 249 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/297/05297078.pdf [firstpage_image] =>[orig_patent_app_number] => 897774 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3020874 [patent_doc_number] => 05282159 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-25 [patent_title] => 'Semiconductor memory with increased capacitive storage capabilities and reduced size' [patent_app_type] => 1 [patent_app_number] => 7/896436 [patent_app_country] => US [patent_app_date] => 1992-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1991 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/282/05282159.pdf [firstpage_image] =>[orig_patent_app_number] => 896436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3086094 [patent_doc_number] => 05323351 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-21 [patent_title] => 'Method and apparatus for programming electrical erasable programmable read-only memory arrays' [patent_app_type] => 1 [patent_app_number] => 7/897215 [patent_app_country] => US [patent_app_date] => 1992-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4465 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/323/05323351.pdf [firstpage_image] =>[orig_patent_app_number] => 897215 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3090399 [patent_doc_number] => 05321650 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-14 [patent_title] => 'BiCMOS semiconductor memory device using load transistors formed on an insulating film' [patent_app_type] => 1 [patent_app_number] => 7/895682 [patent_app_country] => US [patent_app_date] => 1992-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 11359 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 440 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/321/05321650.pdf [firstpage_image] =>[orig_patent_app_number] => 895682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3092080 [patent_doc_number] => 05280446 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-18 [patent_title] => 'Flash eprom memory circuit having source side programming' [patent_app_type] => 1 [patent_app_number] => 7/895311 [patent_app_country] => US [patent_app_date] => 1992-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 5990 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/280/05280446.pdf [firstpage_image] =>[orig_patent_app_number] => 895311 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3466712 [patent_doc_number] => 05402381 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-28 [patent_title] => 'Semiconductor memory circuit having bit clear and/or register initialize function' [patent_app_type] => 1 [patent_app_number] => 7/894434 [patent_app_country] => US [patent_app_date] => 1992-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3236 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/402/05402381.pdf [firstpage_image] =>[orig_patent_app_number] => 894434 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3061513 [patent_doc_number] => 05325335 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-28 [patent_title] => 'Memories and amplifiers suitable for low voltage power supplies' [patent_app_type] => 1 [patent_app_number] => 7/894414 [patent_app_country] => US [patent_app_date] => 1992-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5071 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/325/05325335.pdf [firstpage_image] =>[orig_patent_app_number] => 894414 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3459520 [patent_doc_number] => 05424995 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-13 [patent_title] => 'Static random access memory allowing reading angle rotation' [patent_app_type] => 1 [patent_app_number] => 7/894149 [patent_app_country] => US [patent_app_date] => 1992-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 17 [patent_no_of_words] => 6126 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 374 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/424/05424995.pdf [firstpage_image] =>[orig_patent_app_number] => 894149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3032198 [patent_doc_number] => 05327381 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-05 [patent_title] => 'Redundancy selection apparatus and method for an array' [patent_app_type] => 1 [patent_app_number] => 7/892919 [patent_app_country] => US [patent_app_date] => 1992-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3046 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/327/05327381.pdf [firstpage_image] =>[orig_patent_app_number] => 892919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3004335 [patent_doc_number] => 05367493 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-22 [patent_title] => 'Dynamic type semiconductor memory device having reduced peak current during refresh mode and method of operating the same' [patent_app_type] => 1 [patent_app_number] => 7/892897 [patent_app_country] => US [patent_app_date] => 1992-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 7493 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/367/05367493.pdf [firstpage_image] =>[orig_patent_app_number] => 892897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3451491 [patent_doc_number] => 05430678 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-04 [patent_title] => 'Semiconductor memory having redundant cells' [patent_app_type] => 1 [patent_app_number] => 7/853729 [patent_app_country] => US [patent_app_date] => 1992-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 15 [patent_no_of_words] => 7778 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 22 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/430/05430678.pdf [firstpage_image] =>[orig_patent_app_number] => 853729 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3105384 [patent_doc_number] => 05293331 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-03-08 [patent_title] => 'High density EEPROM cell with tunnel oxide stripe' [patent_app_type] => 1 [patent_app_number] => 7/891764 [patent_app_country] => US [patent_app_date] => 1992-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 4086 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 278 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/293/05293331.pdf [firstpage_image] =>[orig_patent_app_number] => 891764 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3463006 [patent_doc_number] => 05379253 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-03 [patent_title] => 'High density EEPROM cell array with novel programming scheme and method of manufacture' [patent_app_type] => 1 [patent_app_number] => 7/891705 [patent_app_country] => US [patent_app_date] => 1992-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 4650 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/379/05379253.pdf [firstpage_image] =>[orig_patent_app_number] => 891705 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3059720 [patent_doc_number] => 05305256 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-19 [patent_title] => 'Semiconductor memory device having stacked capacitor cell' [patent_app_type] => 1 [patent_app_number] => 7/885825 [patent_app_country] => US [patent_app_date] => 1992-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 20 [patent_no_of_words] => 2772 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/305/05305256.pdf [firstpage_image] =>[orig_patent_app_number] => 885825 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3038308 [patent_doc_number] => 05317532 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-31 [patent_title] => 'Semiconductor memory device having voltage stress testing capability' [patent_app_type] => 1 [patent_app_number] => 7/848192 [patent_app_country] => US [patent_app_date] => 1992-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 5926 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/317/05317532.pdf [firstpage_image] =>[orig_patent_app_number] => 848192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3079977 [patent_doc_number] => 05361226 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-01 [patent_title] => 'Magnetic thin film memory device' [patent_app_type] => 1 [patent_app_number] => 7/847964 [patent_app_country] => US [patent_app_date] => 1992-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 65 [patent_figures_cnt] => 94 [patent_no_of_words] => 13881 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/361/05361226.pdf [firstpage_image] =>[orig_patent_app_number] => 847964 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3066811 [patent_doc_number] => 05351213 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-27 [patent_title] => 'Integrated semiconductor memory device utilizing a test circuit' [patent_app_type] => 1 [patent_app_number] => 7/843260 [patent_app_country] => US [patent_app_date] => 1992-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3427 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/351/05351213.pdf [firstpage_image] =>[orig_patent_app_number] => 843260 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3099525 [patent_doc_number] => 05278793 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-11 [patent_title] => 'Memory defect masking device' [patent_app_type] => 1 [patent_app_number] => 7/841158 [patent_app_country] => US [patent_app_date] => 1992-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 4404 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 291 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/278/05278793.pdf [firstpage_image] =>[orig_patent_app_number] => 841158 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3086155 [patent_doc_number] => 05323354 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-21 [patent_title] => 'Semiconductor memory device including arrangements to facilitate battery backup' [patent_app_type] => 1 [patent_app_number] => 7/836597 [patent_app_country] => US [patent_app_date] => 1992-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 17 [patent_no_of_words] => 17132 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/323/05323354.pdf [firstpage_image] =>[orig_patent_app_number] => 836597 [rel_patent_id] =>[rel_patent_doc_number] =>)