
Vu Anh Le
Examiner (ID: 5206, Phone: (571)272-1871 , Office: P/2825 )
| Most Active Art Unit | 2824 |
| Art Unit(s) | 0, 2818, 2511, 2825, 2824 |
| Total Applications | 2999 |
| Issued Applications | 2864 |
| Pending Applications | 54 |
| Abandoned Applications | 89 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18097054
[patent_doc_number] => 20220415395
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-29
[patent_title] => REFRESH OPERATION OF A MEMORY CELL
[patent_app_type] => utility
[patent_app_number] => 17/865248
[patent_app_country] => US
[patent_app_date] => 2022-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13132
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17865248
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/865248 | Refresh operation of a memory cell | Jul 13, 2022 | Issued |
Array
(
[id] => 18631506
[patent_doc_number] => 20230290408
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-14
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/842486
[patent_app_country] => US
[patent_app_date] => 2022-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15486
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17842486
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/842486 | Memory device | Jun 15, 2022 | Issued |
Array
(
[id] => 18578735
[patent_doc_number] => 11735274
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-22
[patent_title] => Proactive read disturb mitigation
[patent_app_type] => utility
[patent_app_number] => 17/838109
[patent_app_country] => US
[patent_app_date] => 2022-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10677
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17838109
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/838109 | Proactive read disturb mitigation | Jun 9, 2022 | Issued |
Array
(
[id] => 17870406
[patent_doc_number] => 20220293143
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => APPARATUSES AND METHODS INCLUDING MULTILEVEL COMMAND AND ADDRESS SIGNALS
[patent_app_type] => utility
[patent_app_number] => 17/805264
[patent_app_country] => US
[patent_app_date] => 2022-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9326
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17805264
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/805264 | Apparatuses and methods including multilevel command and address signals | Jun 2, 2022 | Issued |
Array
(
[id] => 17870408
[patent_doc_number] => 20220293145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => APPARATUSES AND METHODS INCLUDING MULTILEVEL COMMAND AND ADDRESS SIGNALS
[patent_app_type] => utility
[patent_app_number] => 17/805272
[patent_app_country] => US
[patent_app_date] => 2022-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9324
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17805272
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/805272 | Apparatuses and methods including multilevel command and address signals | Jun 2, 2022 | Issued |
Array
(
[id] => 17870409
[patent_doc_number] => 20220293146
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => APPARATUSES AND METHODS INCLUDING MULTILEVEL COMMAND AND ADDRESS SIGNALS
[patent_app_type] => utility
[patent_app_number] => 17/805275
[patent_app_country] => US
[patent_app_date] => 2022-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9324
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17805275
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/805275 | Apparatuses and methods including multilevel command and address signals | Jun 2, 2022 | Issued |
Array
(
[id] => 18827502
[patent_doc_number] => 11842791
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-12
[patent_title] => Apparatuses and methods including multilevel command and address signals
[patent_app_type] => utility
[patent_app_number] => 17/805267
[patent_app_country] => US
[patent_app_date] => 2022-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 9336
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 23
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17805267
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/805267 | Apparatuses and methods including multilevel command and address signals | Jun 2, 2022 | Issued |
Array
(
[id] => 17886127
[patent_doc_number] => 20220301604
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => APPARATUSES AND METHODS INCLUDING MULTILEVEL COMMAND AND ADDRESS SIGNALS
[patent_app_type] => utility
[patent_app_number] => 17/805270
[patent_app_country] => US
[patent_app_date] => 2022-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9325
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17805270
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/805270 | Apparatuses and methods including multilevel command and address signals | Jun 2, 2022 | Issued |
Array
(
[id] => 17870410
[patent_doc_number] => 20220293147
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => APPARATUSES AND METHODS INCLUDING MULTILEVEL COMMAND AND ADDRESS SIGNALS
[patent_app_type] => utility
[patent_app_number] => 17/805278
[patent_app_country] => US
[patent_app_date] => 2022-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9324
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17805278
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/805278 | Apparatuses and methods including multilevel command and address signals | Jun 2, 2022 | Issued |
Array
(
[id] => 18499139
[patent_doc_number] => 20230221880
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-13
[patent_title] => ADDRESS DECODING CIRCUIT, MEMORY, AND CONTROL METHOD
[patent_app_type] => utility
[patent_app_number] => 17/663658
[patent_app_country] => US
[patent_app_date] => 2022-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9485
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17663658
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/663658 | Address decoding circuit, memory, and control method | May 15, 2022 | Issued |
Array
(
[id] => 19093700
[patent_doc_number] => 11955164
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => Method for accessing memory and memory device using the same
[patent_app_type] => utility
[patent_app_number] => 17/740310
[patent_app_country] => US
[patent_app_date] => 2022-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2720
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17740310
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/740310 | Method for accessing memory and memory device using the same | May 8, 2022 | Issued |
Array
(
[id] => 18423659
[patent_doc_number] => 20230178123
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => MEMORY CHIP AND MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/662414
[patent_app_country] => US
[patent_app_date] => 2022-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8620
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17662414
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/662414 | Memory chip and memory system | May 5, 2022 | Issued |
Array
(
[id] => 18024021
[patent_doc_number] => 20220375520
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-24
[patent_title] => NEUROMORPHIC MEMORY CIRCUIT AND METHOD OF NEUROGENESIS FOR AN ARTIFICIAL NEURAL NETWORK
[patent_app_type] => utility
[patent_app_number] => 17/736695
[patent_app_country] => US
[patent_app_date] => 2022-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16955
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17736695
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/736695 | Neuromorphic memory circuit and method of neurogenesis for an artificial neural network | May 3, 2022 | Issued |
Array
(
[id] => 17810595
[patent_doc_number] => 20220262430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-18
[patent_title] => Systems and Methods for Reducing Standby Power in Floating Body Memory Devices
[patent_app_type] => utility
[patent_app_number] => 17/736220
[patent_app_country] => US
[patent_app_date] => 2022-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12433
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17736220
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/736220 | Systems and methods for reducing standby power in floating body memory devices | May 3, 2022 | Issued |
Array
(
[id] => 18414707
[patent_doc_number] => 11669248
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-06
[patent_title] => Clock mode determination in a memory system
[patent_app_type] => utility
[patent_app_number] => 17/731408
[patent_app_country] => US
[patent_app_date] => 2022-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 16
[patent_no_of_words] => 14216
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 262
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17731408
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/731408 | Clock mode determination in a memory system | Apr 27, 2022 | Issued |
Array
(
[id] => 17764544
[patent_doc_number] => 20220238157
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => MEMORY CELL PROGRAMMING THAT CANCELS THRESHOLD VOLTAGE DRIFT
[patent_app_type] => utility
[patent_app_number] => 17/720542
[patent_app_country] => US
[patent_app_date] => 2022-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6776
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17720542
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/720542 | Memory cell programming that cancels threshold voltage drift | Apr 13, 2022 | Issued |
Array
(
[id] => 17948989
[patent_doc_number] => 20220336008
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => Memory System Topologies Including A Memory Die Stack
[patent_app_type] => utility
[patent_app_number] => 17/717632
[patent_app_country] => US
[patent_app_date] => 2022-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26433
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17717632
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/717632 | Memory system topologies including a memory die stack | Apr 10, 2022 | Issued |
Array
(
[id] => 18578719
[patent_doc_number] => 11735258
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-22
[patent_title] => Increase of a sense current in memory
[patent_app_type] => utility
[patent_app_number] => 17/711211
[patent_app_country] => US
[patent_app_date] => 2022-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 7424
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17711211
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/711211 | Increase of a sense current in memory | Mar 31, 2022 | Issued |
Array
(
[id] => 18679500
[patent_doc_number] => 20230317156
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => SWITCH CIRCUIT AND MEMORY ARRAY HAVING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/710654
[patent_app_country] => US
[patent_app_date] => 2022-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4213
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17710654
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/710654 | Switch circuit and memory array having the same | Mar 30, 2022 | Issued |
Array
(
[id] => 17737742
[patent_doc_number] => 20220223204
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => Systems and Methods for Stabilizing Cell Threshold Voltage
[patent_app_type] => utility
[patent_app_number] => 17/707116
[patent_app_country] => US
[patent_app_date] => 2022-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7863
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17707116
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/707116 | Systems and methods for stabilizing cell threshold voltage | Mar 28, 2022 | Issued |