
Vu Anh Le
Examiner (ID: 12112, Phone: (571)272-1871 , Office: P/2825 )
| Most Active Art Unit | 2824 |
| Art Unit(s) | 2825, 2511, 0, 2824, 2818 |
| Total Applications | 2999 |
| Issued Applications | 2864 |
| Pending Applications | 54 |
| Abandoned Applications | 89 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11644918
[patent_doc_number] => 09666307
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-30
[patent_title] => 'Apparatuses and methods for flexible fuse transmission'
[patent_app_type] => utility
[patent_app_number] => 15/265671
[patent_app_country] => US
[patent_app_date] => 2016-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 32
[patent_no_of_words] => 11588
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15265671
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/265671 | Apparatuses and methods for flexible fuse transmission | Sep 13, 2016 | Issued |
Array
(
[id] => 11725023
[patent_doc_number] => 09697884
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-04
[patent_title] => 'Variable width memory module supporting enhanced error detection and correction'
[patent_app_type] => utility
[patent_app_number] => 15/262741
[patent_app_country] => US
[patent_app_date] => 2016-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 22
[patent_no_of_words] => 8527
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15262741
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/262741 | Variable width memory module supporting enhanced error detection and correction | Sep 11, 2016 | Issued |
Array
(
[id] => 11585616
[patent_doc_number] => 09640265
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-02
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 15/261647
[patent_app_country] => US
[patent_app_date] => 2016-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 9230
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15261647
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/261647 | Semiconductor memory device | Sep 8, 2016 | Issued |
Array
(
[id] => 11897962
[patent_doc_number] => 09767901
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-09-19
[patent_title] => 'Circuits having selector devices with different I-V responses'
[patent_app_type] => utility
[patent_app_number] => 15/245607
[patent_app_country] => US
[patent_app_date] => 2016-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 7253
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15245607
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/245607 | Circuits having selector devices with different I-V responses | Aug 23, 2016 | Issued |
Array
(
[id] => 11585584
[patent_doc_number] => 09640232
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-02
[patent_title] => 'Semiconductor systems and semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 15/240446
[patent_app_country] => US
[patent_app_date] => 2016-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4674
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15240446
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/240446 | Semiconductor systems and semiconductor devices | Aug 17, 2016 | Issued |
Array
(
[id] => 11897931
[patent_doc_number] => 09767870
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-09-19
[patent_title] => 'Voltage aware circuitry'
[patent_app_type] => utility
[patent_app_number] => 15/238551
[patent_app_country] => US
[patent_app_date] => 2016-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7102
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15238551
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/238551 | Voltage aware circuitry | Aug 15, 2016 | Issued |
Array
(
[id] => 11489233
[patent_doc_number] => 09595305
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-03-14
[patent_title] => 'Semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 15/229389
[patent_app_country] => US
[patent_app_date] => 2016-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3729
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15229389
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/229389 | Semiconductor devices | Aug 4, 2016 | Issued |
Array
(
[id] => 11725045
[patent_doc_number] => 09697907
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-04
[patent_title] => 'Apparatuses and methods using dummy cells programmed to different states'
[patent_app_type] => utility
[patent_app_number] => 15/227623
[patent_app_country] => US
[patent_app_date] => 2016-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7173
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15227623
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/227623 | Apparatuses and methods using dummy cells programmed to different states | Aug 2, 2016 | Issued |
Array
(
[id] => 11564419
[patent_doc_number] => 09627011
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-04-18
[patent_title] => 'Sense amplifier circuit with offset compensation for a non-volatile memory device'
[patent_app_type] => utility
[patent_app_number] => 15/212211
[patent_app_country] => US
[patent_app_date] => 2016-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 5462
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15212211
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/212211 | Sense amplifier circuit with offset compensation for a non-volatile memory device | Jul 15, 2016 | Issued |
Array
(
[id] => 11391608
[patent_doc_number] => 09552857
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-01-24
[patent_title] => 'Address generation circuit and semiconductor memory device including the same'
[patent_app_type] => utility
[patent_app_number] => 15/210737
[patent_app_country] => US
[patent_app_date] => 2016-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9434
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15210737
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/210737 | Address generation circuit and semiconductor memory device including the same | Jul 13, 2016 | Issued |
Array
(
[id] => 11524304
[patent_doc_number] => 09607713
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-03-28
[patent_title] => 'Electronic device and method for driving the same'
[patent_app_type] => utility
[patent_app_number] => 15/209373
[patent_app_country] => US
[patent_app_date] => 2016-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 12835
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15209373
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/209373 | Electronic device and method for driving the same | Jul 12, 2016 | Issued |
Array
(
[id] => 11739976
[patent_doc_number] => 09704567
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-07-11
[patent_title] => 'Stressing and testing semiconductor memory cells'
[patent_app_type] => utility
[patent_app_number] => 15/207531
[patent_app_country] => US
[patent_app_date] => 2016-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5296
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15207531
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/207531 | Stressing and testing semiconductor memory cells | Jul 11, 2016 | Issued |
Array
(
[id] => 12932674
[patent_doc_number] => 09830098
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-11-28
[patent_title] => Method of wear leveling for data storage device
[patent_app_type] => utility
[patent_app_number] => 15/207456
[patent_app_country] => US
[patent_app_date] => 2016-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4212
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15207456
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/207456 | Method of wear leveling for data storage device | Jul 10, 2016 | Issued |
Array
(
[id] => 11117850
[patent_doc_number] => 20160314824
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-27
[patent_title] => 'APPARATUSES AND METHODS FOR PROVIDING ACTIVE AND INACTIVE CLOCK SIGNALS TO A COMMAND PATH CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 15/203665
[patent_app_country] => US
[patent_app_date] => 2016-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5530
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15203665
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/203665 | Apparatuses and methods for providing active and inactive clock signals to a command path circuit | Jul 5, 2016 | Issued |
Array
(
[id] => 11551357
[patent_doc_number] => 09620211
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-04-11
[patent_title] => 'Maintaining device, maintenance method, computer program product, and computer readable medium'
[patent_app_type] => utility
[patent_app_number] => 15/203443
[patent_app_country] => US
[patent_app_date] => 2016-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3657
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15203443
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/203443 | Maintaining device, maintenance method, computer program product, and computer readable medium | Jul 5, 2016 | Issued |
Array
(
[id] => 11125127
[patent_doc_number] => 20160322101
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-03
[patent_title] => 'Resistive Switching Element and Use Thereof'
[patent_app_type] => utility
[patent_app_number] => 15/191539
[patent_app_country] => US
[patent_app_date] => 2016-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 13943
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15191539
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/191539 | Resistive Switching Element and Use Thereof | Jun 23, 2016 | Abandoned |
Array
(
[id] => 11096261
[patent_doc_number] => 20160293230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-06
[patent_title] => 'SEMICONDUCTOR DEVICE, A METHOD FOR MANUFACTURING THE SAME, AND A SYSTEM HAVING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/187320
[patent_app_country] => US
[patent_app_date] => 2016-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5805
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15187320
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/187320 | Semiconductor device having a floating option pad, and a method for manufacturing the same | Jun 19, 2016 | Issued |
Array
(
[id] => 11599502
[patent_doc_number] => 09646677
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-09
[patent_title] => 'Semiconductor device and electronic device'
[patent_app_type] => utility
[patent_app_number] => 15/183971
[patent_app_country] => US
[patent_app_date] => 2016-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 36
[patent_no_of_words] => 24988
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15183971
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/183971 | Semiconductor device and electronic device | Jun 15, 2016 | Issued |
Array
(
[id] => 11096296
[patent_doc_number] => 20160293265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-06
[patent_title] => 'CLOCK MODE DETERMINATION IN A MEMORY SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/183162
[patent_app_country] => US
[patent_app_date] => 2016-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 14110
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15183162
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/183162 | Clock mode determination in a memory system | Jun 14, 2016 | Issued |
Array
(
[id] => 12313848
[patent_doc_number] => 09941001
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-10
[patent_title] => Circuits for determining the resistive states of resistive change elements
[patent_app_type] => utility
[patent_app_number] => 15/175201
[patent_app_country] => US
[patent_app_date] => 2016-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 29465
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15175201
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/175201 | Circuits for determining the resistive states of resistive change elements | Jun 6, 2016 | Issued |