
Vu Anh Le
Examiner (ID: 5206, Phone: (571)272-1871 , Office: P/2825 )
| Most Active Art Unit | 2824 |
| Art Unit(s) | 0, 2818, 2511, 2825, 2824 |
| Total Applications | 2999 |
| Issued Applications | 2864 |
| Pending Applications | 54 |
| Abandoned Applications | 89 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14796347
[patent_doc_number] => 10401170
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-03
[patent_title] => Systems and methods for providing automatic detection of inertial sensor deployment environments
[patent_app_type] => utility
[patent_app_number] => 14/568777
[patent_app_country] => US
[patent_app_date] => 2014-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5999
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 271
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14568777
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/568777 | Systems and methods for providing automatic detection of inertial sensor deployment environments | Dec 11, 2014 | Issued |
Array
(
[id] => 10816058
[patent_doc_number] => 20160162219
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-09
[patent_title] => 'Memory System and Method for Selecting Memory Dies to Perform Memory Access Operations in Based on Memory Die Temperatures'
[patent_app_type] => utility
[patent_app_number] => 14/565125
[patent_app_country] => US
[patent_app_date] => 2014-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6346
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14565125
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/565125 | Memory system and method for selecting memory dies to perform memory access operations in based on memory die temperatures | Dec 8, 2014 | Issued |
Array
(
[id] => 10207508
[patent_doc_number] => 20150092496
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-02
[patent_title] => 'Dynamic Bit Line Bias For Programming Non-Volatile Memory'
[patent_app_type] => utility
[patent_app_number] => 14/561841
[patent_app_country] => US
[patent_app_date] => 2014-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 18066
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14561841
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/561841 | Dynamic bit line bias for programming non-volatile memory | Dec 4, 2014 | Issued |
Array
(
[id] => 10531049
[patent_doc_number] => 09257189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-09
[patent_title] => 'Non-volatile semiconductor memory adapted to store a multi-valued data in a single memory cell'
[patent_app_type] => utility
[patent_app_number] => 14/559265
[patent_app_country] => US
[patent_app_date] => 2014-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 23
[patent_no_of_words] => 15653
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14559265
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/559265 | Non-volatile semiconductor memory adapted to store a multi-valued data in a single memory cell | Dec 2, 2014 | Issued |
Array
(
[id] => 10195534
[patent_doc_number] => 09224448
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-29
[patent_title] => 'Nano-electro-mechanical based memory'
[patent_app_type] => utility
[patent_app_number] => 14/558523
[patent_app_country] => US
[patent_app_date] => 2014-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 8782
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14558523
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/558523 | Nano-electro-mechanical based memory | Dec 1, 2014 | Issued |
Array
(
[id] => 10610756
[patent_doc_number] => 09330793
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-03
[patent_title] => 'Memory device'
[patent_app_type] => utility
[patent_app_number] => 14/556859
[patent_app_country] => US
[patent_app_date] => 2014-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 5469
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14556859
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/556859 | Memory device | Nov 30, 2014 | Issued |
Array
(
[id] => 10624186
[patent_doc_number] => 09343134
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-17
[patent_title] => 'Method and apparatus for increasing the reliability of an access transitor coupled to a magnetic tunnel junction (MTJ)'
[patent_app_type] => utility
[patent_app_number] => 14/552447
[patent_app_country] => US
[patent_app_date] => 2014-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 28
[patent_no_of_words] => 18227
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14552447
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/552447 | Method and apparatus for increasing the reliability of an access transitor coupled to a magnetic tunnel junction (MTJ) | Nov 23, 2014 | Issued |
Array
(
[id] => 10151624
[patent_doc_number] => 09183921
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-10
[patent_title] => 'Circuit for reducing leakage current'
[patent_app_type] => utility
[patent_app_number] => 14/540581
[patent_app_country] => US
[patent_app_date] => 2014-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 13
[patent_no_of_words] => 6940
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14540581
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/540581 | Circuit for reducing leakage current | Nov 12, 2014 | Issued |
Array
(
[id] => 10732761
[patent_doc_number] => 20160078911
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-17
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE HAVING COUNT VALUE CONTROL CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 14/536499
[patent_app_country] => US
[patent_app_date] => 2014-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 15456
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14536499
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/536499 | SEMICONDUCTOR MEMORY DEVICE HAVING COUNT VALUE CONTROL CIRCUIT | Nov 6, 2014 | Abandoned |
Array
(
[id] => 10502289
[patent_doc_number] => 09230691
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-01-05
[patent_title] => 'Shared repair register for memory redundancy'
[patent_app_type] => utility
[patent_app_number] => 14/535097
[patent_app_country] => US
[patent_app_date] => 2014-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4246
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14535097
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/535097 | Shared repair register for memory redundancy | Nov 5, 2014 | Issued |
Array
(
[id] => 10535931
[patent_doc_number] => 09261557
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-02-16
[patent_title] => 'Semiconductor apparatus and test device therefor'
[patent_app_type] => utility
[patent_app_number] => 14/532725
[patent_app_country] => US
[patent_app_date] => 2014-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2142
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14532725
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/532725 | Semiconductor apparatus and test device therefor | Nov 3, 2014 | Issued |
Array
(
[id] => 9900189
[patent_doc_number] => 20150055388
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-26
[patent_title] => 'SELECTIVE ACTIVATION OF PROGRAMMING SCHEMES IN ANALOG MEMORY CELL ARRAYS'
[patent_app_type] => utility
[patent_app_number] => 14/526833
[patent_app_country] => US
[patent_app_date] => 2014-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6809
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14526833
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/526833 | Selective activation of programming schemes in analog memory cell arrays | Oct 28, 2014 | Issued |
Array
(
[id] => 10195544
[patent_doc_number] => 09224457
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-29
[patent_title] => 'Non-volatile storage with temperature compensation based on neighbor state information'
[patent_app_type] => utility
[patent_app_number] => 14/524238
[patent_app_country] => US
[patent_app_date] => 2014-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 29
[patent_no_of_words] => 17184
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14524238
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/524238 | Non-volatile storage with temperature compensation based on neighbor state information | Oct 26, 2014 | Issued |
Array
(
[id] => 9861904
[patent_doc_number] => 20150041922
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-12
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/524966
[patent_app_country] => US
[patent_app_date] => 2014-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6282
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14524966
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/524966 | Semiconductor integrated circuit device | Oct 26, 2014 | Issued |
Array
(
[id] => 11098849
[patent_doc_number] => 20160295819
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-13
[patent_title] => 'Method and Apparatus for Controlling Irrigation and Lighting'
[patent_app_type] => utility
[patent_app_number] => 15/034534
[patent_app_country] => US
[patent_app_date] => 2014-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6738
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15034534
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/034534 | Method and Apparatus for Controlling Irrigation and Lighting | Oct 23, 2014 | Abandoned |
Array
(
[id] => 10224864
[patent_doc_number] => 20150109857
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-23
[patent_title] => 'Immunity of Phase Change Material to Disturb in the Amorphous Phase'
[patent_app_type] => utility
[patent_app_number] => 14/512545
[patent_app_country] => US
[patent_app_date] => 2014-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6619
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14512545
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/512545 | Immunity of phase change material to disturb in the amorphous phase | Oct 12, 2014 | Issued |
Array
(
[id] => 10758380
[patent_doc_number] => 20160104533
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-14
[patent_title] => 'APPARATUSES AND METHODS USING DUMMY CELLS PROGRAMMED TO DIFFERENT STATES'
[patent_app_type] => utility
[patent_app_number] => 14/509953
[patent_app_country] => US
[patent_app_date] => 2014-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7103
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14509953
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/509953 | Apparatuses and methods using dummy cells programmed to different states | Oct 7, 2014 | Issued |
Array
(
[id] => 10597096
[patent_doc_number] => 09318190
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-04-19
[patent_title] => 'Memory device'
[patent_app_type] => utility
[patent_app_number] => 14/501623
[patent_app_country] => US
[patent_app_date] => 2014-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5270
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14501623
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/501623 | Memory device | Sep 29, 2014 | Issued |
Array
(
[id] => 11932411
[patent_doc_number] => 09799412
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-24
[patent_title] => 'Memory having a plurality of memory cells and a plurality of word lines'
[patent_app_type] => utility
[patent_app_number] => 14/502077
[patent_app_country] => US
[patent_app_date] => 2014-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4242
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14502077
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/502077 | Memory having a plurality of memory cells and a plurality of word lines | Sep 29, 2014 | Issued |
Array
(
[id] => 10537505
[patent_doc_number] => 09263138
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-02-16
[patent_title] => 'Systems and methods for dynamically programming a flash memory device'
[patent_app_type] => utility
[patent_app_number] => 14/502283
[patent_app_country] => US
[patent_app_date] => 2014-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 14858
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14502283
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/502283 | Systems and methods for dynamically programming a flash memory device | Sep 29, 2014 | Issued |