
Vu Anh Le
Examiner (ID: 5206, Phone: (571)272-1871 , Office: P/2825 )
| Most Active Art Unit | 2824 |
| Art Unit(s) | 0, 2818, 2511, 2825, 2824 |
| Total Applications | 2999 |
| Issued Applications | 2864 |
| Pending Applications | 54 |
| Abandoned Applications | 89 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17854909
[patent_doc_number] => 20220284952
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => MEMORY DEVICE AND OPERATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/191944
[patent_app_country] => US
[patent_app_date] => 2021-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4441
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17191944
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/191944 | Memory device and operation method thereof | Mar 3, 2021 | Issued |
Array
(
[id] => 17447879
[patent_doc_number] => 20220068384
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => MEMORY CELL AND OPERATING METHOD OF MEMORY CELL
[patent_app_type] => utility
[patent_app_number] => 17/192762
[patent_app_country] => US
[patent_app_date] => 2021-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10948
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17192762
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/192762 | Memory cell and operating method of memory cell | Mar 3, 2021 | Issued |
Array
(
[id] => 17723166
[patent_doc_number] => 20220215888
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-07
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE PROGRAMMING WITH REDUCED DISTURBANCE
[patent_app_type] => utility
[patent_app_number] => 17/186456
[patent_app_country] => US
[patent_app_date] => 2021-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13429
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17186456
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/186456 | Three-dimensional memory device programming with reduced disturbance | Feb 25, 2021 | Issued |
Array
(
[id] => 16920145
[patent_doc_number] => 20210193237
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-24
[patent_title] => METHOD AND MEMORY USED FOR REDUCING PROGRAM DISTURBANCE BY ADJUSTING VOLTAGE OF DUMMY WORD LINE
[patent_app_type] => utility
[patent_app_number] => 17/187651
[patent_app_country] => US
[patent_app_date] => 2021-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4246
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17187651
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/187651 | Method and memory used for reducing program disturbance by adjusting voltage of dummy word line | Feb 25, 2021 | Issued |
Array
(
[id] => 17803393
[patent_doc_number] => 11417706
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-16
[patent_title] => Semiconductor storage device
[patent_app_type] => utility
[patent_app_number] => 17/187626
[patent_app_country] => US
[patent_app_date] => 2021-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 20
[patent_no_of_words] => 13275
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 430
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17187626
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/187626 | Semiconductor storage device | Feb 25, 2021 | Issued |
Array
(
[id] => 16904517
[patent_doc_number] => 20210183433
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-17
[patent_title] => APPARATUSES AND METHODS FOR DYNAMIC REFRESH ALLOCATION
[patent_app_type] => utility
[patent_app_number] => 17/186913
[patent_app_country] => US
[patent_app_date] => 2021-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10506
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17186913
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/186913 | Apparatuses and methods for dynamic refresh allocation | Feb 25, 2021 | Issued |
Array
(
[id] => 18174959
[patent_doc_number] => 11574676
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-07
[patent_title] => Structure for multiple sense amplifiers of memory device
[patent_app_type] => utility
[patent_app_number] => 17/185189
[patent_app_country] => US
[patent_app_date] => 2021-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7758
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17185189
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/185189 | Structure for multiple sense amplifiers of memory device | Feb 24, 2021 | Issued |
Array
(
[id] => 17099952
[patent_doc_number] => 20210287743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-16
[patent_title] => SEMICONDUCTOR STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/183803
[patent_app_country] => US
[patent_app_date] => 2021-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10794
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17183803
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/183803 | Semiconductor storage device | Feb 23, 2021 | Issued |
Array
(
[id] => 16936098
[patent_doc_number] => 20210201987
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => Dynamic Refresh Rate Control
[patent_app_type] => utility
[patent_app_number] => 17/182341
[patent_app_country] => US
[patent_app_date] => 2021-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6768
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17182341
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/182341 | Dynamic refresh rate control | Feb 22, 2021 | Issued |
Array
(
[id] => 17757986
[patent_doc_number] => 11398284
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-26
[patent_title] => Method of performing programming operation and related memory device
[patent_app_type] => utility
[patent_app_number] => 17/180689
[patent_app_country] => US
[patent_app_date] => 2021-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4284
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17180689
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/180689 | Method of performing programming operation and related memory device | Feb 18, 2021 | Issued |
Array
(
[id] => 19014671
[patent_doc_number] => 11921600
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-05
[patent_title] => Memory system
[patent_app_type] => utility
[patent_app_number] => 17/177076
[patent_app_country] => US
[patent_app_date] => 2021-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5044
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17177076
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/177076 | Memory system | Feb 15, 2021 | Issued |
Array
(
[id] => 17772167
[patent_doc_number] => 11404118
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-08-02
[patent_title] => Memory with sense amplifiers
[patent_app_type] => utility
[patent_app_number] => 17/159820
[patent_app_country] => US
[patent_app_date] => 2021-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6758
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17159820
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/159820 | Memory with sense amplifiers | Jan 26, 2021 | Issued |
Array
(
[id] => 17925688
[patent_doc_number] => 11468948
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-11
[patent_title] => Cleaning memory blocks using multiple types of write operations
[patent_app_type] => utility
[patent_app_number] => 17/153597
[patent_app_country] => US
[patent_app_date] => 2021-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 23081
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17153597
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/153597 | Cleaning memory blocks using multiple types of write operations | Jan 19, 2021 | Issued |
Array
(
[id] => 18190438
[patent_doc_number] => 11581039
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-14
[patent_title] => Methods of controlling PCRAM devices in single-level-cell (SLC) and multi-level-cell (MLC) modes and a controller for performing the same methods
[patent_app_type] => utility
[patent_app_number] => 17/151538
[patent_app_country] => US
[patent_app_date] => 2021-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 25593
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17151538
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/151538 | Methods of controlling PCRAM devices in single-level-cell (SLC) and multi-level-cell (MLC) modes and a controller for performing the same methods | Jan 17, 2021 | Issued |
Array
(
[id] => 17529705
[patent_doc_number] => 11302403
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => Calculating corrective read voltage offsets in non-volatile random access memory
[patent_app_type] => utility
[patent_app_number] => 17/149592
[patent_app_country] => US
[patent_app_date] => 2021-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 16353
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17149592
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/149592 | Calculating corrective read voltage offsets in non-volatile random access memory | Jan 13, 2021 | Issued |
Array
(
[id] => 17529712
[patent_doc_number] => 11302410
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-12
[patent_title] => Zone swapping for wear leveling memory
[patent_app_type] => utility
[patent_app_number] => 17/144981
[patent_app_country] => US
[patent_app_date] => 2021-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 13691
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17144981
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/144981 | Zone swapping for wear leveling memory | Jan 7, 2021 | Issued |
Array
(
[id] => 16920123
[patent_doc_number] => 20210193215
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-24
[patent_title] => MULTI-DIE MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/135112
[patent_app_country] => US
[patent_app_date] => 2020-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17615
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17135112
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/135112 | Multi-die memory device | Dec 27, 2020 | Issued |
Array
(
[id] => 16752272
[patent_doc_number] => 20210104284
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-08
[patent_title] => RESPONDING TO POWER LOSS
[patent_app_type] => utility
[patent_app_number] => 17/123396
[patent_app_country] => US
[patent_app_date] => 2020-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10452
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17123396
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/123396 | Responding to power loss | Dec 15, 2020 | Issued |
Array
(
[id] => 17590495
[patent_doc_number] => 11328770
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-10
[patent_title] => Semiconductor storage device
[patent_app_type] => utility
[patent_app_number] => 17/122063
[patent_app_country] => US
[patent_app_date] => 2020-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 10190
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17122063
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/122063 | Semiconductor storage device | Dec 14, 2020 | Issued |
Array
(
[id] => 18276896
[patent_doc_number] => 11615842
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-28
[patent_title] => Mixed conducting volatile memory element for accelerated writing of nonvolatile memristive device
[patent_app_type] => utility
[patent_app_number] => 17/121379
[patent_app_country] => US
[patent_app_date] => 2020-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 16
[patent_no_of_words] => 5244
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17121379
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/121379 | Mixed conducting volatile memory element for accelerated writing of nonvolatile memristive device | Dec 13, 2020 | Issued |