Vu Anh Le

Array ( [id] => 7604358 [patent_doc_number] => 07116577 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-03 [patent_title] => 'Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping' [patent_app_type] => utility [patent_app_number] => 10/863529 [patent_app_country] => US [patent_app_date] => 2004-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 26 [patent_no_of_words] => 21133 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/116/07116577.pdf [firstpage_image] =>[orig_patent_app_number] => 10863529 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 986633 [patent_doc_number] => 06925014 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-08-02 [patent_title] => 'Integrated circuit and method of reading data from a memory device' [patent_app_type] => utility [patent_app_number] => 10/860238 [patent_app_country] => US [patent_app_date] => 2004-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 17 [patent_no_of_words] => 3345 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/925/06925014.pdf [firstpage_image] =>[orig_patent_app_number] => 10860238 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7611854 [patent_doc_number] => 06903985 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-06-07 [patent_title] => 'Method and circuit for matching sense amplifier trigger signal timing to data bit line separation timing in a self-timed memory array' [patent_app_type] => utility [patent_app_number] => 10/853637 [patent_app_country] => US [patent_app_date] => 2004-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 5033 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/903/06903985.pdf [firstpage_image] =>[orig_patent_app_number] => 10853637 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7024086 [patent_doc_number] => 20050018480 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-27 [patent_title] => 'Flash memory pipelined burst read operation circuit, method, and system' [patent_app_type] => utility [patent_app_number] => 10/852841 [patent_app_country] => US [patent_app_date] => 2004-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5094 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20050018480.pdf [firstpage_image] =>[orig_patent_app_number] => 10852841 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7293519 [patent_doc_number] => 20040213066 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-28 [patent_title] => 'Non-volatile semiconductor memory device' [patent_app_type] => new [patent_app_number] => 10/850870 [patent_app_country] => US [patent_app_date] => 2004-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5429 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 3 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0213/20040213066.pdf [firstpage_image] =>[orig_patent_app_number] => 10850870 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7274267 [patent_doc_number] => 20040233718 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-25 [patent_title] => 'Method of improving data retention ability of semiconductor memory device, and semiconductor memory device' [patent_app_type] => new [patent_app_number] => 10/848313 [patent_app_country] => US [patent_app_date] => 2004-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 19973 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0233/20040233718.pdf [firstpage_image] =>[orig_patent_app_number] => 10848313 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 484424 [patent_doc_number] => 07221027 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-05-22 [patent_title] => 'Latchup prevention method for integrated circuits and device using the same' [patent_app_type] => utility [patent_app_number] => 10/847317 [patent_app_country] => US [patent_app_date] => 2004-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2106 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/221/07221027.pdf [firstpage_image] =>[orig_patent_app_number] => 10847317 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1010449 [patent_doc_number] => 06901021 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-05-31 [patent_title] => 'Reference cells for TCCT based memory cells' [patent_app_type] => utility [patent_app_number] => 10/838595 [patent_app_country] => US [patent_app_date] => 2004-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 5638 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/901/06901021.pdf [firstpage_image] =>[orig_patent_app_number] => 10838595 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 986650 [patent_doc_number] => 06925023 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-02 [patent_title] => 'Semiconductor memory device and electronic device' [patent_app_type] => utility [patent_app_number] => 10/836227 [patent_app_country] => US [patent_app_date] => 2004-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 90 [patent_no_of_words] => 14441 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 243 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/925/06925023.pdf [firstpage_image] =>[orig_patent_app_number] => 10836227 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 964966 [patent_doc_number] => 06950361 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-27 [patent_title] => 'Nonvolatile semiconductor memory device using ferroelectric capacitor' [patent_app_type] => utility [patent_app_number] => 10/833133 [patent_app_country] => US [patent_app_date] => 2004-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 3388 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/950/06950361.pdf [firstpage_image] =>[orig_patent_app_number] => 10833133 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 657310 [patent_doc_number] => 07110320 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-19 [patent_title] => 'Nonvolatile semiconductor memory' [patent_app_type] => utility [patent_app_number] => 10/812080 [patent_app_country] => US [patent_app_date] => 2004-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 29 [patent_no_of_words] => 14082 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/110/07110320.pdf [firstpage_image] =>[orig_patent_app_number] => 10812080 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1038958 [patent_doc_number] => 06873553 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-03-29 [patent_title] => 'Very dense SRAM circuits' [patent_app_type] => utility [patent_app_number] => 10/812533 [patent_app_country] => US [patent_app_date] => 2004-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4429 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/873/06873553.pdf [firstpage_image] =>[orig_patent_app_number] => 10812533 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 754339 [patent_doc_number] => 07023748 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-04 [patent_title] => 'Semiconductor storage device' [patent_app_type] => utility [patent_app_number] => 10/810627 [patent_app_country] => US [patent_app_date] => 2004-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 60 [patent_no_of_words] => 23097 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 499 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/023/07023748.pdf [firstpage_image] =>[orig_patent_app_number] => 10810627 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7380087 [patent_doc_number] => 20040179406 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-16 [patent_title] => 'Semiconductor memory device' [patent_app_type] => new [patent_app_number] => 10/809337 [patent_app_country] => US [patent_app_date] => 2004-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4135 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0179/20040179406.pdf [firstpage_image] =>[orig_patent_app_number] => 10809337 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7380036 [patent_doc_number] => 20040179397 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-16 [patent_title] => 'Electrically alterable non-volatile memory with n-bits per cell' [patent_app_type] => new [patent_app_number] => 10/808286 [patent_app_country] => US [patent_app_date] => 2004-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7273 [patent_no_of_claims] => 75 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 258 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0179/20040179397.pdf [firstpage_image] =>[orig_patent_app_number] => 10808286 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1042117 [patent_doc_number] => 06870763 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-03-22 [patent_title] => 'Electrically alterable non-volatile memory with n-bits per cell' [patent_app_type] => utility [patent_app_number] => 10/808284 [patent_app_country] => US [patent_app_date] => 2004-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 7244 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 754 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/870/06870763.pdf [firstpage_image] =>[orig_patent_app_number] => 10808284 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7398338 [patent_doc_number] => 20040174747 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-09 [patent_title] => 'Non-volatile semiconductor memory device and memory system using the same' [patent_app_type] => new [patent_app_number] => 10/804094 [patent_app_country] => US [patent_app_date] => 2004-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 100 [patent_figures_cnt] => 100 [patent_no_of_words] => 29639 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0174/20040174747.pdf [firstpage_image] =>[orig_patent_app_number] => 10804094 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7109764 [patent_doc_number] => 20050207218 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-22 [patent_title] => 'TUNNELING DIODE MAGNETIC JUNCTION MEMORY' [patent_app_type] => utility [patent_app_number] => 10/802333 [patent_app_country] => US [patent_app_date] => 2004-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4532 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0207/20050207218.pdf [firstpage_image] =>[orig_patent_app_number] => 10802333 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 617892 [patent_doc_number] => 07145825 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-12-05 [patent_title] => 'Semiconductor memory device with shift register-based refresh address generation circuit' [patent_app_type] => utility [patent_app_number] => 10/800831 [patent_app_country] => US [patent_app_date] => 2004-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 18 [patent_no_of_words] => 14848 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/145/07145825.pdf [firstpage_image] =>[orig_patent_app_number] => 10800831 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6956193 [patent_doc_number] => 20050212563 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-29 [patent_title] => 'Efficient detection of multiple assertions in a bus' [patent_app_type] => utility [patent_app_number] => 10/796957 [patent_app_country] => US [patent_app_date] => 2004-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4127 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20050212563.pdf [firstpage_image] =>[orig_patent_app_number] => 10796957 [rel_patent_id] =>[rel_patent_doc_number] =>)