
Vu Anh Le
Examiner (ID: 12112, Phone: (571)272-1871 , Office: P/2825 )
| Most Active Art Unit | 2824 |
| Art Unit(s) | 2825, 2511, 0, 2824, 2818 |
| Total Applications | 2999 |
| Issued Applications | 2864 |
| Pending Applications | 54 |
| Abandoned Applications | 89 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20080935
[patent_doc_number] => 12355013
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => Emission height arrangements in light-emitting diode packages and related devices and methods
[patent_app_type] => utility
[patent_app_number] => 17/726072
[patent_app_country] => US
[patent_app_date] => 2022-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 6203
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17726072
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/726072 | Emission height arrangements in light-emitting diode packages and related devices and methods | Apr 20, 2022 | Issued |
Array
(
[id] => 18712856
[patent_doc_number] => 20230335489
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-19
[patent_title] => INTEGRATED CIRCUITS (ICS) EMPLOYING MULTI-PATTERN METALLIZATION TO OPTIMIZE METAL INTERCONNECT SPACING FOR IMPROVED PERFORMANCE AND RELATED FABRICATION METHODS
[patent_app_type] => utility
[patent_app_number] => 17/659214
[patent_app_country] => US
[patent_app_date] => 2022-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11038
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17659214
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/659214 | Integrated circuits (ICs) employing multi-pattern metallization to optimize metal interconnect spacing for improved performance and related fabrication methods | Apr 13, 2022 | Issued |
Array
(
[id] => 17764811
[patent_doc_number] => 20220238424
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-28
[patent_title] => SEMICONDUCTOR PACKAGE WITH ISOLATED HEAT SPREADER
[patent_app_type] => utility
[patent_app_number] => 17/719246
[patent_app_country] => US
[patent_app_date] => 2022-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8158
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17719246
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/719246 | Semiconductor package with isolated heat spreader | Apr 11, 2022 | Issued |
Array
(
[id] => 18252647
[patent_doc_number] => 20230079686
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-16
[patent_title] => SEMICONDUCTOR PACKAGE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/717619
[patent_app_country] => US
[patent_app_date] => 2022-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6667
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17717619
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/717619 | Semiconductor package and method for fabricating the same | Apr 10, 2022 | Issued |
Array
(
[id] => 18951038
[patent_doc_number] => 11894344
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-06
[patent_title] => Power enhanced stacked chip scale package solution with integrated die attach film
[patent_app_type] => utility
[patent_app_number] => 17/714979
[patent_app_country] => US
[patent_app_date] => 2022-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 8875
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17714979
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/714979 | Power enhanced stacked chip scale package solution with integrated die attach film | Apr 5, 2022 | Issued |
Array
(
[id] => 20119589
[patent_doc_number] => 12369327
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-22
[patent_title] => MFM device with an enhanced bottom electrode
[patent_app_type] => utility
[patent_app_number] => 17/705653
[patent_app_country] => US
[patent_app_date] => 2022-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 24
[patent_no_of_words] => 6338
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17705653
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/705653 | MFM device with an enhanced bottom electrode | Mar 27, 2022 | Issued |
Array
(
[id] => 18488486
[patent_doc_number] => 20230215834
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-06
[patent_title] => BONDING WIRE FOR SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/924649
[patent_app_country] => US
[patent_app_date] => 2022-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16751
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17924649
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/924649 | Bonding wire for semiconductor devices | Mar 22, 2022 | Issued |
Array
(
[id] => 18540884
[patent_doc_number] => 20230245995
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-03
[patent_title] => BONDING WIRE FOR SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/924657
[patent_app_country] => US
[patent_app_date] => 2022-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18170
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17924657
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/924657 | Bonding wire for semiconductor devices | Mar 15, 2022 | Issued |
Array
(
[id] => 19733770
[patent_doc_number] => 12211772
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-28
[patent_title] => Method of manufacturing semiconductor devices and corresponding semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/688013
[patent_app_country] => US
[patent_app_date] => 2022-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 31
[patent_no_of_words] => 3868
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17688013
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/688013 | Method of manufacturing semiconductor devices and corresponding semiconductor device | Mar 6, 2022 | Issued |
Array
(
[id] => 17676915
[patent_doc_number] => 20220190082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => DISPLAY APPARATUS AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/687183
[patent_app_country] => US
[patent_app_date] => 2022-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12568
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17687183
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/687183 | DISPLAY APPARATUS AND ELECTRONIC DEVICE | Mar 3, 2022 | Abandoned |
Array
(
[id] => 17676737
[patent_doc_number] => 20220189904
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => POWER SEMICONDUCTOR APPARATUS AND FABRICATION METHOD FOR THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/685057
[patent_app_country] => US
[patent_app_date] => 2022-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 35853
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17685057
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/685057 | Power semiconductor apparatus and fabrication method for the same | Mar 1, 2022 | Issued |
Array
(
[id] => 18601820
[patent_doc_number] => 20230276625
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE CONTAINING ETCH-STOP STRUCTURES AND SELF-ALIGNED INSULATING SPACERS AND METHOD OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/682550
[patent_app_country] => US
[patent_app_date] => 2022-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25010
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17682550
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/682550 | Three-dimensional memory device containing etch-stop structures and self-aligned insulating spacers and method of making the same | Feb 27, 2022 | Issued |
Array
(
[id] => 18081134
[patent_doc_number] => 20220406746
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-22
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/681096
[patent_app_country] => US
[patent_app_date] => 2022-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6935
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17681096
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/681096 | Semiconductor package | Feb 24, 2022 | Issued |
Array
(
[id] => 18840230
[patent_doc_number] => 11848311
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-19
[patent_title] => Microelectronic packages having a die stack and a device within the footprint of the die stack
[patent_app_type] => utility
[patent_app_number] => 17/681354
[patent_app_country] => US
[patent_app_date] => 2022-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4633
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17681354
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/681354 | Microelectronic packages having a die stack and a device within the footprint of the die stack | Feb 24, 2022 | Issued |
Array
(
[id] => 19063151
[patent_doc_number] => 11942402
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-26
[patent_title] => Laminate stacked on die for high voltage isolation capacitor
[patent_app_type] => utility
[patent_app_number] => 17/679065
[patent_app_country] => US
[patent_app_date] => 2022-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3730
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17679065
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/679065 | Laminate stacked on die for high voltage isolation capacitor | Feb 22, 2022 | Issued |
Array
(
[id] => 19351320
[patent_doc_number] => 20240260284
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => PHOTOELECTRIC CONVERSION DEVICE AND IMAGING MACHINE
[patent_app_type] => utility
[patent_app_number] => 18/559178
[patent_app_country] => US
[patent_app_date] => 2022-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24893
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18559178
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/559178 | PHOTOELECTRIC CONVERSION DEVICE AND IMAGING MACHINE | Feb 21, 2022 | Pending |
Array
(
[id] => 17833693
[patent_doc_number] => 20220270997
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-25
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 17/667773
[patent_app_country] => US
[patent_app_date] => 2022-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2838
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17667773
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/667773 | Semiconductor package | Feb 8, 2022 | Issued |
Array
(
[id] => 17833830
[patent_doc_number] => 20220271134
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-25
[patent_title] => TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 17/668198
[patent_app_country] => US
[patent_app_date] => 2022-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17668198
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/668198 | Transistor | Feb 8, 2022 | Issued |
Array
(
[id] => 19446370
[patent_doc_number] => 12096685
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-17
[patent_title] => Persistent luminescence emitter
[patent_app_type] => utility
[patent_app_number] => 17/590251
[patent_app_country] => US
[patent_app_date] => 2022-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 13900
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17590251
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/590251 | Persistent luminescence emitter | Jan 31, 2022 | Issued |
Array
(
[id] => 18562963
[patent_doc_number] => 11728216
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Semiconductor device with reduced contact resistance and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 17/588547
[patent_app_country] => US
[patent_app_date] => 2022-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 28
[patent_no_of_words] => 11172
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17588547
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/588547 | Semiconductor device with reduced contact resistance and methods of forming the same | Jan 30, 2022 | Issued |