Vu Anh Le

Array ( [id] => 6681996 [patent_doc_number] => 20030117860 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-26 [patent_title] => 'Flash memory with multiple status reading capability' [patent_app_type] => new [patent_app_number] => 10/225596 [patent_app_country] => US [patent_app_date] => 2002-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 37 [patent_no_of_words] => 14974 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0117/20030117860.pdf [firstpage_image] =>[orig_patent_app_number] => 10225596 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1238819 [patent_doc_number] => 06690611 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-02-10 [patent_title] => 'Cancellation of redundant elements with a cancel bank' [patent_app_type] => B2 [patent_app_number] => 10/224989 [patent_app_country] => US [patent_app_date] => 2002-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3558 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/690/06690611.pdf [firstpage_image] =>[orig_patent_app_number] => 10224989 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7633723 [patent_doc_number] => 06657897 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-02 [patent_title] => 'Method of erasing data stored in a nonvolatile memory' [patent_app_type] => B2 [patent_app_number] => 10/218634 [patent_app_country] => US [patent_app_date] => 2002-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 22 [patent_no_of_words] => 3416 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 19 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/657/06657897.pdf [firstpage_image] =>[orig_patent_app_number] => 10218634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1234498 [patent_doc_number] => 06693826 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-02-17 [patent_title] => 'Magnetic memory sensing method and apparatus' [patent_app_type] => B1 [patent_app_number] => 10/208935 [patent_app_country] => US [patent_app_date] => 2002-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 9233 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/693/06693826.pdf [firstpage_image] =>[orig_patent_app_number] => 10208935 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1268927 [patent_doc_number] => 06661713 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-09 [patent_title] => 'Bandgap reference circuit' [patent_app_type] => B1 [patent_app_number] => 10/205129 [patent_app_country] => US [patent_app_date] => 2002-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2125 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 275 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/661/06661713.pdf [firstpage_image] =>[orig_patent_app_number] => 10205129 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1295794 [patent_doc_number] => 06631091 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-10-07 [patent_title] => 'Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts' [patent_app_type] => B2 [patent_app_number] => 10/200869 [patent_app_country] => US [patent_app_date] => 2002-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 2407 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/631/06631091.pdf [firstpage_image] =>[orig_patent_app_number] => 10200869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6691237 [patent_doc_number] => 20030038669 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-27 [patent_title] => 'Charge pump with controlled charge current' [patent_app_type] => new [patent_app_number] => 10/201189 [patent_app_country] => US [patent_app_date] => 2002-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4184 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0038/20030038669.pdf [firstpage_image] =>[orig_patent_app_number] => 10201189 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6546898 [patent_doc_number] => 20020163841 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-07 [patent_title] => 'Voltage-level shifter and semiconductor memory using the same' [patent_app_type] => new [patent_app_number] => 10/186683 [patent_app_country] => US [patent_app_date] => 2002-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8143 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20020163841.pdf [firstpage_image] =>[orig_patent_app_number] => 10186683 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1406946 [patent_doc_number] => 06549464 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-04-15 [patent_title] => 'Nonvolatile semiconductor memory device' [patent_app_type] => B2 [patent_app_number] => 10/187285 [patent_app_country] => US [patent_app_date] => 2002-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 55 [patent_figures_cnt] => 68 [patent_no_of_words] => 45005 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/549/06549464.pdf [firstpage_image] =>[orig_patent_app_number] => 10187285 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6754593 [patent_doc_number] => 20030002369 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-02 [patent_title] => 'Method for checking a conductive connection between contact points' [patent_app_type] => new [patent_app_number] => 10/185629 [patent_app_country] => US [patent_app_date] => 2002-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4006 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0002/20030002369.pdf [firstpage_image] =>[orig_patent_app_number] => 10185629 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1285500 [patent_doc_number] => 06646947 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-11 [patent_title] => 'Data transfer control device, semiconductor memory device and electronic information apparatus' [patent_app_type] => B2 [patent_app_number] => 10/184133 [patent_app_country] => US [patent_app_date] => 2002-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 10068 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/646/06646947.pdf [firstpage_image] =>[orig_patent_app_number] => 10184133 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1256047 [patent_doc_number] => 06671202 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-30 [patent_title] => 'Programmable circuit structures with reduced susceptibility to single event upsets' [patent_app_type] => B1 [patent_app_number] => 10/172835 [patent_app_country] => US [patent_app_date] => 2002-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4625 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/671/06671202.pdf [firstpage_image] =>[orig_patent_app_number] => 10172835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6855083 [patent_doc_number] => 20030128584 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-10 [patent_title] => 'NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => new [patent_app_number] => 10/164625 [patent_app_country] => US [patent_app_date] => 2002-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 6489 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20030128584.pdf [firstpage_image] =>[orig_patent_app_number] => 10164625 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1145297 [patent_doc_number] => 06781888 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-24 [patent_title] => 'Reference cells for TCCT based memory cells' [patent_app_type] => B1 [patent_app_number] => 10/167382 [patent_app_country] => US [patent_app_date] => 2002-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 17 [patent_no_of_words] => 6536 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/781/06781888.pdf [firstpage_image] =>[orig_patent_app_number] => 10167382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6257173 [patent_doc_number] => 20020186587 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-12 [patent_title] => 'Electrically alterable non-volatile memory with n-bits per cell' [patent_app_type] => new [patent_app_number] => 10/160402 [patent_app_country] => US [patent_app_date] => 2002-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7243 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 505 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0186/20020186587.pdf [firstpage_image] =>[orig_patent_app_number] => 10160402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7273000 [patent_doc_number] => 20040232451 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-25 [patent_title] => 'Semiconductor storage device' [patent_app_type] => new [patent_app_number] => 10/479729 [patent_app_country] => US [patent_app_date] => 2003-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 11779 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0232/20040232451.pdf [firstpage_image] =>[orig_patent_app_number] => 10479729 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1427102 [patent_doc_number] => 06522572 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-18 [patent_title] => 'Semiconductor memory and method for accessing semiconductor memory' [patent_app_type] => B2 [patent_app_number] => 10/155297 [patent_app_country] => US [patent_app_date] => 2002-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 26 [patent_no_of_words] => 7562 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/522/06522572.pdf [firstpage_image] =>[orig_patent_app_number] => 10155297 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1389854 [patent_doc_number] => 06563738 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-05-13 [patent_title] => 'Nonvolatile semiconductor memory device having electrically and collectively erasable characteristics' [patent_app_type] => B2 [patent_app_number] => 10/150017 [patent_app_country] => US [patent_app_date] => 2002-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 85 [patent_figures_cnt] => 101 [patent_no_of_words] => 28704 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/563/06563738.pdf [firstpage_image] =>[orig_patent_app_number] => 10150017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7633715 [patent_doc_number] => 06657905 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-02 [patent_title] => 'Clamping circuit for the Vpop voltage used to program antifuses' [patent_app_type] => B1 [patent_app_number] => 10/147037 [patent_app_country] => US [patent_app_date] => 2002-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3697 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/657/06657905.pdf [firstpage_image] =>[orig_patent_app_number] => 10147037 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 674466 [patent_doc_number] => 07092303 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-15 [patent_title] => 'Dynamic memory and method for testing a dynamic memory' [patent_app_type] => utility [patent_app_number] => 10/478441 [patent_app_country] => US [patent_app_date] => 2002-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2878 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/092/07092303.pdf [firstpage_image] =>[orig_patent_app_number] => 10478441 [rel_patent_id] =>[rel_patent_doc_number] =>)