
Wael M. Fahmy
Supervisory Patent Examiner (ID: 16176, Phone: (571)272-1705 , Office: P/2814 )
| Most Active Art Unit | 2508 |
| Art Unit(s) | 2508, 2814, 2823, 2811, 1931 |
| Total Applications | 714 |
| Issued Applications | 535 |
| Pending Applications | 24 |
| Abandoned Applications | 155 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 3799623
[patent_doc_number] => 05780912
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-07-14
[patent_title] => 'Asymmetric low power MOS devices'
[patent_app_type] => 1
[patent_app_number] => 8/675804
[patent_app_country] => US
[patent_app_date] => 1996-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 20
[patent_no_of_words] => 9425
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/780/05780912.pdf
[firstpage_image] =>[orig_patent_app_number] => 675804
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/675804 | Asymmetric low power MOS devices | Jul 4, 1996 | Issued |
Array
(
[id] => 4019825
[patent_doc_number] => 05880500
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-03-09
[patent_title] => 'Semiconductor device and process and apparatus of fabricating the same'
[patent_app_type] => 1
[patent_app_number] => 8/675595
[patent_app_country] => US
[patent_app_date] => 1996-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 30
[patent_no_of_words] => 17046
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/880/05880500.pdf
[firstpage_image] =>[orig_patent_app_number] => 675595
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/675595 | Semiconductor device and process and apparatus of fabricating the same | Jul 2, 1996 | Issued |
Array
(
[id] => 3732435
[patent_doc_number] => 05652454
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-07-29
[patent_title] => 'Semiconductor device on an SOI substrate'
[patent_app_type] => 1
[patent_app_number] => 8/675510
[patent_app_country] => US
[patent_app_date] => 1996-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 90
[patent_no_of_words] => 12128
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/652/05652454.pdf
[firstpage_image] =>[orig_patent_app_number] => 675510
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/675510 | Semiconductor device on an SOI substrate | Jul 2, 1996 | Issued |
Array
(
[id] => 3943515
[patent_doc_number] => 05872391
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-02-16
[patent_title] => 'Bipolar junction transistors having an increased safe operating area'
[patent_app_type] => 1
[patent_app_number] => 8/674092
[patent_app_country] => US
[patent_app_date] => 1996-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2720
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/872/05872391.pdf
[firstpage_image] =>[orig_patent_app_number] => 674092
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/674092 | Bipolar junction transistors having an increased safe operating area | Jun 30, 1996 | Issued |
Array
(
[id] => 3820836
[patent_doc_number] => 05789802
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-08-04
[patent_title] => 'Dopant profile spreading for arsenic source/drain'
[patent_app_type] => 1
[patent_app_number] => 8/667570
[patent_app_country] => US
[patent_app_date] => 1996-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4111
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/789/05789802.pdf
[firstpage_image] =>[orig_patent_app_number] => 667570
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/667570 | Dopant profile spreading for arsenic source/drain | Jun 20, 1996 | Issued |
Array
(
[id] => 3998914
[patent_doc_number] => 05920088
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-07-06
[patent_title] => 'Vertical MISFET devices'
[patent_app_type] => 1
[patent_app_number] => 8/664765
[patent_app_country] => US
[patent_app_date] => 1996-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 44
[patent_no_of_words] => 15416
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/920/05920088.pdf
[firstpage_image] =>[orig_patent_app_number] => 664765
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/664765 | Vertical MISFET devices | Jun 16, 1996 | Issued |
Array
(
[id] => 3844815
[patent_doc_number] => 05847416
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-12-08
[patent_title] => 'Phototrigger thyristor'
[patent_app_type] => 1
[patent_app_number] => 8/650996
[patent_app_country] => US
[patent_app_date] => 1996-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 2897
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/847/05847416.pdf
[firstpage_image] =>[orig_patent_app_number] => 650996
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/650996 | Phototrigger thyristor | May 20, 1996 | Issued |
Array
(
[id] => 3698527
[patent_doc_number] => 05650649
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-07-22
[patent_title] => 'Floating gate type field effect transistor having control gate applied with pulses for evacuating carriers from p-type semiconductor floating gate'
[patent_app_type] => 1
[patent_app_number] => 8/650049
[patent_app_country] => US
[patent_app_date] => 1996-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 4024
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/650/05650649.pdf
[firstpage_image] =>[orig_patent_app_number] => 650049
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/650049 | Floating gate type field effect transistor having control gate applied with pulses for evacuating carriers from p-type semiconductor floating gate | May 15, 1996 | Issued |
Array
(
[id] => 3801686
[patent_doc_number] => 05828089
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-10-27
[patent_title] => 'Full protection component for a subscriber line interface circuit'
[patent_app_type] => 1
[patent_app_number] => 8/641676
[patent_app_country] => US
[patent_app_date] => 1996-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4448
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/828/05828089.pdf
[firstpage_image] =>[orig_patent_app_number] => 641676
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/641676 | Full protection component for a subscriber line interface circuit | Apr 30, 1996 | Issued |
Array
(
[id] => 3812099
[patent_doc_number] => 05831292
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-11-03
[patent_title] => 'IGBT having a vertical channel'
[patent_app_type] => 1
[patent_app_number] => 8/637304
[patent_app_country] => US
[patent_app_date] => 1996-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 3305
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/831/05831292.pdf
[firstpage_image] =>[orig_patent_app_number] => 637304
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/637304 | IGBT having a vertical channel | Apr 23, 1996 | Issued |
Array
(
[id] => 4017329
[patent_doc_number] => 05962913
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-10-05
[patent_title] => 'Bipolar transistor having a particular contact structure'
[patent_app_type] => 1
[patent_app_number] => 8/639066
[patent_app_country] => US
[patent_app_date] => 1996-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 6443
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/962/05962913.pdf
[firstpage_image] =>[orig_patent_app_number] => 639066
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/639066 | Bipolar transistor having a particular contact structure | Apr 23, 1996 | Issued |
Array
(
[id] => 3891431
[patent_doc_number] => 05714775
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-02-03
[patent_title] => 'Power semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 8/633688
[patent_app_country] => US
[patent_app_date] => 1996-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 28
[patent_no_of_words] => 8704
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/714/05714775.pdf
[firstpage_image] =>[orig_patent_app_number] => 633688
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/633688 | Power semiconductor device | Apr 18, 1996 | Issued |
Array
(
[id] => 3950327
[patent_doc_number] => 05990535
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-23
[patent_title] => 'Power integrated circuit'
[patent_app_type] => 1
[patent_app_number] => 8/634287
[patent_app_country] => US
[patent_app_date] => 1996-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 2127
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/990/05990535.pdf
[firstpage_image] =>[orig_patent_app_number] => 634287
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/634287 | Power integrated circuit | Apr 17, 1996 | Issued |
Array
(
[id] => 3624556
[patent_doc_number] => 05614751
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-03-25
[patent_title] => 'Edge termination structure for power MOSFET'
[patent_app_type] => 1
[patent_app_number] => 8/632052
[patent_app_country] => US
[patent_app_date] => 1996-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 3448
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/614/05614751.pdf
[firstpage_image] =>[orig_patent_app_number] => 632052
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/632052 | Edge termination structure for power MOSFET | Apr 14, 1996 | Issued |
Array
(
[id] => 3732749
[patent_doc_number] => 05703383
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-12-30
[patent_title] => 'Power semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 8/629222
[patent_app_country] => US
[patent_app_date] => 1996-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 18
[patent_no_of_words] => 8183
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 266
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/703/05703383.pdf
[firstpage_image] =>[orig_patent_app_number] => 629222
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/629222 | Power semiconductor device | Apr 7, 1996 | Issued |
Array
(
[id] => 3653176
[patent_doc_number] => 05640033
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-06-17
[patent_title] => 'MOSFET having fine gate electrode structure'
[patent_app_type] => 1
[patent_app_number] => 8/624198
[patent_app_country] => US
[patent_app_date] => 1996-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 15
[patent_no_of_words] => 3277
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/640/05640033.pdf
[firstpage_image] =>[orig_patent_app_number] => 624198
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/624198 | MOSFET having fine gate electrode structure | Apr 2, 1996 | Issued |
Array
(
[id] => 3652633
[patent_doc_number] => 05684306
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-11-04
[patent_title] => 'Insulated gate thyristor'
[patent_app_type] => 1
[patent_app_number] => 8/626334
[patent_app_country] => US
[patent_app_date] => 1996-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 6475
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/684/05684306.pdf
[firstpage_image] =>[orig_patent_app_number] => 626334
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/626334 | Insulated gate thyristor | Apr 1, 1996 | Issued |
| 08/625904 | SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD FOR MANUFACTURING THE SAME | Mar 31, 1996 | Abandoned |
Array
(
[id] => 3699828
[patent_doc_number] => 05596215
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-01-21
[patent_title] => 'Method to improve buried contact resistance'
[patent_app_type] => 1
[patent_app_number] => 8/620183
[patent_app_country] => US
[patent_app_date] => 1996-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 2566
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/596/05596215.pdf
[firstpage_image] =>[orig_patent_app_number] => 620183
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/620183 | Method to improve buried contact resistance | Mar 21, 1996 | Issued |
Array
(
[id] => 4022166
[patent_doc_number] => 05907177
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-05-25
[patent_title] => 'Semiconductor device having a tapered gate electrode'
[patent_app_type] => 1
[patent_app_number] => 8/614492
[patent_app_country] => US
[patent_app_date] => 1996-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 84
[patent_no_of_words] => 11498
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/907/05907177.pdf
[firstpage_image] =>[orig_patent_app_number] => 614492
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/614492 | Semiconductor device having a tapered gate electrode | Mar 12, 1996 | Issued |