Walter E. Snow

Array ( [id] => 20446791 [patent_doc_number] => 20260003513 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-01-01 [patent_title] => VECTOR PROCESSOR AND OPERATION METHOD THEREOF [patent_app_type] => utility [patent_app_number] => 19/321021 [patent_app_country] => US [patent_app_date] => 2025-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8232 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19321021 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20395452 [patent_doc_number] => 20250370927 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-12-04 [patent_title] => PROCESSOR ARCHITECTURE [patent_app_type] => utility [patent_app_number] => 19/301427 [patent_app_country] => US [patent_app_date] => 2025-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5946 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19301427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20446778 [patent_doc_number] => 20260003500 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-01-01 [patent_title] => REDUNDANT ARRAY PARITY INFORMATION STORAGE [patent_app_type] => utility [patent_app_number] => 19/224485 [patent_app_country] => US [patent_app_date] => 2025-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11282 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -20 [patent_words_short_claim] => 278 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19224485 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20234181 [patent_doc_number] => 20250291500 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-09-18 [patent_title] => MEMORY READ OPERATION USING A VOLTAGE PATTERN BASED ON A READ COMMAND TYPE [patent_app_type] => utility [patent_app_number] => 19/223316 [patent_app_country] => US [patent_app_date] => 2025-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7166 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19223316 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20323028 [patent_doc_number] => 20250335116 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-10-30 [patent_title] => IN-PLACE DATA RECOVERY [patent_app_type] => utility [patent_app_number] => 19/204140 [patent_app_country] => US [patent_app_date] => 2025-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10016 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19204140 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20152212 [patent_doc_number] => 20250252050 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-07 [patent_title] => OPTIMIZED MIGRATION TECHNIQUE SELECTION [patent_app_type] => utility [patent_app_number] => 19/186162 [patent_app_country] => US [patent_app_date] => 2025-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 41507 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19186162 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20123123 [patent_doc_number] => 20250238154 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-24 [patent_title] => MANAGING A MEMORY SUB-SYSTEM USING A CROSS-HATCH CURSOR [patent_app_type] => utility [patent_app_number] => 19/172770 [patent_app_country] => US [patent_app_date] => 2025-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2394 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19172770 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20281552 [patent_doc_number] => 20250306794 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-10-02 [patent_title] => INTERFACE AND DATA PATH DECOUPLING [patent_app_type] => utility [patent_app_number] => 19/082003 [patent_app_country] => US [patent_app_date] => 2025-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6175 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19082003 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20249670 [patent_doc_number] => 20250298539 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-09-25 [patent_title] => CONTROLLER, HOST, AND COMMUNICATION METHOD [patent_app_type] => utility [patent_app_number] => 19/074577 [patent_app_country] => US [patent_app_date] => 2025-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8620 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19074577 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20513074 [patent_doc_number] => 20260037175 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-02-05 [patent_title] => STORAGE APPARATUS [patent_app_type] => utility [patent_app_number] => 19/070757 [patent_app_country] => US [patent_app_date] => 2025-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6910 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -6 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19070757 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20310641 [patent_doc_number] => 20250328270 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-10-23 [patent_title] => DATA STORAGE DEVICE WITH CONFIGURABLE POLICY-BASED STORAGE DEVICE BEHAVIOR [patent_app_type] => utility [patent_app_number] => 19/066396 [patent_app_country] => US [patent_app_date] => 2025-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 14039 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19066396 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20166723 [patent_doc_number] => 20250258770 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-14 [patent_title] => Data Identity Based Caching in a Network of Computational Nodes [patent_app_type] => utility [patent_app_number] => 19/042943 [patent_app_country] => US [patent_app_date] => 2025-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6575 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19042943 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20137850 [patent_doc_number] => 20250244894 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-31 [patent_title] => PARAMETER TABLE PROTECTION FOR A MEMORY SYSTEM [patent_app_type] => utility [patent_app_number] => 19/041805 [patent_app_country] => US [patent_app_date] => 2025-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 14770 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19041805 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20586997 [patent_doc_number] => 20260072591 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-03-12 [patent_title] => MEMORY SYSTEM FOR CONTROLLING READ AND WRITE OPERATIONS BASED ON PRIORITIES AND OPERATION METHOD THEREOF [patent_app_type] => utility [patent_app_number] => 19/034558 [patent_app_country] => US [patent_app_date] => 2025-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3752 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19034558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20513328 [patent_doc_number] => 20260037429 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-02-05 [patent_title] => MEMORY CONTROLLER, DEVICE, SYSTEM, OPERATING METHOD THEREOF, AND STORAGE MEDIUM [patent_app_type] => utility [patent_app_number] => 19/027272 [patent_app_country] => US [patent_app_date] => 2025-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 17845 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19027272 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19992492 [patent_doc_number] => 20250130714 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-04-24 [patent_title] => SCALABLE DATA ACCESS SYSTEM AND METHODS OF ELIMINATING CONTROLLER BOTTLENECKS [patent_app_type] => utility [patent_app_number] => 19/005557 [patent_app_country] => US [patent_app_date] => 2024-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5338 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -9 [patent_words_short_claim] => 270 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19005557 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20044579 [patent_doc_number] => 20250182801 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-05 [patent_title] => Memory controllers, systems and methods supporting multiple request modes [patent_app_type] => utility [patent_app_number] => 18/967513 [patent_app_country] => US [patent_app_date] => 2024-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15395 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18967513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20087346 [patent_doc_number] => 20250217282 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-03 [patent_title] => ADDRESS MAPPING TABLE FOR A MEMORY SUB-SYSTEM USING MIXED TRANSLATION UNIT SIZES [patent_app_type] => utility [patent_app_number] => 18/967299 [patent_app_country] => US [patent_app_date] => 2024-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1201 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18967299 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19818908 [patent_doc_number] => 20250077115 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-06 [patent_title] => SEMICONDUCTOR DEVICE [patent_app_type] => utility [patent_app_number] => 18/952746 [patent_app_country] => US [patent_app_date] => 2024-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7172 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -19 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18952746 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20709365 [patent_doc_number] => 20260133699 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-05-14 [patent_title] => READ LEVEL ADJUSTMENT FOR MEMORY DEVICE [patent_app_type] => utility [patent_app_number] => 18/942203 [patent_app_country] => US [patent_app_date] => 2024-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3603 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18942203 [rel_patent_id] =>[rel_patent_doc_number] =>)