Walter E. Webb

Array ( [id] => 16202142 [patent_doc_number] => 10727322 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-07-28 [patent_title] => Multi-layered passivation layer of a back-channel-etched thin film transistor having different oxygen concentration [patent_app_type] => utility [patent_app_number] => 16/412388 [patent_app_country] => US [patent_app_date] => 2019-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4908 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16412388 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16272535 [patent_doc_number] => 20200274023 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-08-27 [patent_title] => DISPLAY SUBSTRATE, DISPLAY APPARATUS, AND MANUFACTURING METHOD FOR DISPLAY SUBSTRATE [patent_app_type] => utility [patent_app_number] => 16/647940 [patent_app_country] => US [patent_app_date] => 2019-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4698 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16647940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18804522 [patent_doc_number] => 11837688 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-12-05 [patent_title] => Pixel, multi-pixel LED module and method of manufacture [patent_app_type] => utility [patent_app_number] => 17/051127 [patent_app_country] => US [patent_app_date] => 2019-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 23 [patent_no_of_words] => 5889 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17051127 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17396000 [patent_doc_number] => 11245025 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2022-02-08 [patent_title] => Gate last vertical transport field effect transistor [patent_app_type] => utility [patent_app_number] => 16/405849 [patent_app_country] => US [patent_app_date] => 2019-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 29 [patent_no_of_words] => 8779 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16405849 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16440410 [patent_doc_number] => 20200357737 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-11-12 [patent_title] => DIRECT ATTACHMENT OF CAPACITORS TO FLIP CHIP DIES [patent_app_type] => utility [patent_app_number] => 16/405977 [patent_app_country] => US [patent_app_date] => 2019-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4946 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16405977 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15331977 [patent_doc_number] => 20200006318 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-01-02 [patent_title] => MULTIPLE FIN HEIGHT INTEGRATED CIRCUIT [patent_app_type] => utility [patent_app_number] => 16/405898 [patent_app_country] => US [patent_app_date] => 2019-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12997 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16405898 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14753223 [patent_doc_number] => 20190259785 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-08-22 [patent_title] => PIXEL CIRCUIT OF ACTIVE-MATRIX LIGHT-EMITTING DIODE COMPRISING OXIDE SEMICONDUCTOR TRANSISTOR AND SILICON SEMICONDUCTOR TRANSISTOR AND DISPLAY PANEL HAVING THE SAME [patent_app_type] => utility [patent_app_number] => 16/402725 [patent_app_country] => US [patent_app_date] => 2019-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12933 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -14 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16402725 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17018563 [patent_doc_number] => 11088210 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2021-08-10 [patent_title] => Display device including a first pixel, a second pixel and a third pixel at least partially separated from each of the first pixel and the second pixel [patent_app_type] => utility [patent_app_number] => 16/397251 [patent_app_country] => US [patent_app_date] => 2019-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 10378 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 301 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16397251 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16402347 [patent_doc_number] => 20200343205 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-10-29 [patent_title] => Semiconductor Device with Bond Pad Extensions Formed on Molded Appendage [patent_app_type] => utility [patent_app_number] => 16/397219 [patent_app_country] => US [patent_app_date] => 2019-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6676 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16397219 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15154453 [patent_doc_number] => 20190355704 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-11-21 [patent_title] => MICRO LED DISPLAY PANEL AND METHOD FOR MAKING SAME [patent_app_type] => utility [patent_app_number] => 16/397475 [patent_app_country] => US [patent_app_date] => 2019-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6544 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16397475 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16803344 [patent_doc_number] => 10998297 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2021-05-04 [patent_title] => Nano-porous metal interconnect for light sources [patent_app_type] => utility [patent_app_number] => 16/397343 [patent_app_country] => US [patent_app_date] => 2019-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 19 [patent_no_of_words] => 14629 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16397343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16625143 [patent_doc_number] => 20210043796 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-02-11 [patent_title] => COMPONENT, COMPONENT GROUP AND PRODUCTION METHOD FOR SAME [patent_app_type] => utility [patent_app_number] => 16/980859 [patent_app_country] => US [patent_app_date] => 2019-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10825 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16980859 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14722693 [patent_doc_number] => 20190252410 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-08-15 [patent_title] => Integrated Circuit With Resurf Region Biasing Under Buried Insulator Layers [patent_app_type] => utility [patent_app_number] => 16/395116 [patent_app_country] => US [patent_app_date] => 2019-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3153 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16395116 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16981853 [patent_doc_number] => 20210226090 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-07-22 [patent_title] => OPTOELECTRONIC SEMICONDUCTOR BODY, ARRANGEMENT OF A PLURALITY OF OPTOELECTRONIC SEMICONDUCTOR BODIES, AND METHOD FOR PRODUCING AN OPTOELECTRONIC SEMICONDUCTOR BODY [patent_app_type] => utility [patent_app_number] => 17/050793 [patent_app_country] => US [patent_app_date] => 2019-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7799 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17050793 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16305661 [patent_doc_number] => 10774441 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-09-15 [patent_title] => Silicon carbide epitaxial substrate and silicon carbide semiconductor device [patent_app_type] => utility [patent_app_number] => 16/375455 [patent_app_country] => US [patent_app_date] => 2019-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 7860 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16375455 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16305661 [patent_doc_number] => 10774441 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-09-15 [patent_title] => Silicon carbide epitaxial substrate and silicon carbide semiconductor device [patent_app_type] => utility [patent_app_number] => 16/375455 [patent_app_country] => US [patent_app_date] => 2019-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 7860 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16375455 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16305661 [patent_doc_number] => 10774441 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-09-15 [patent_title] => Silicon carbide epitaxial substrate and silicon carbide semiconductor device [patent_app_type] => utility [patent_app_number] => 16/375455 [patent_app_country] => US [patent_app_date] => 2019-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 7860 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16375455 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16305661 [patent_doc_number] => 10774441 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-09-15 [patent_title] => Silicon carbide epitaxial substrate and silicon carbide semiconductor device [patent_app_type] => utility [patent_app_number] => 16/375455 [patent_app_country] => US [patent_app_date] => 2019-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 7860 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16375455 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19357080 [patent_doc_number] => 12057539 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-08-06 [patent_title] => Optoelectronic component and the connectivity thereof [patent_app_type] => utility [patent_app_number] => 17/055040 [patent_app_country] => US [patent_app_date] => 2019-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 18 [patent_no_of_words] => 6892 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17055040 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16324427 [patent_doc_number] => 10784402 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-09-22 [patent_title] => Nanowire formation methods [patent_app_type] => utility [patent_app_number] => 16/366811 [patent_app_country] => US [patent_app_date] => 2019-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 20 [patent_no_of_words] => 3427 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16366811 [rel_patent_id] =>[rel_patent_doc_number] =>)