
Walter E. Webb
Examiner (ID: 10477, Phone: (571)270-3287 , Office: P/1612 )
| Most Active Art Unit | 1612 |
| Art Unit(s) | 1612, 4133 |
| Total Applications | 1272 |
| Issued Applications | 575 |
| Pending Applications | 113 |
| Abandoned Applications | 603 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9537760
[patent_doc_number] => 20140162407
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-12
[patent_title] => 'Method And System For Semiconductor Packaging'
[patent_app_type] => utility
[patent_app_number] => 13/709414
[patent_app_country] => US
[patent_app_date] => 2012-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6599
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13709414
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/709414 | Method And System For Semiconductor Packaging | Dec 9, 2012 | Abandoned |
Array
(
[id] => 9515208
[patent_doc_number] => 20140151700
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-05
[patent_title] => 'CHIP PACKAGE AND A METHOD FOR MANUFACTURING A CHIP PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 13/693109
[patent_app_country] => US
[patent_app_date] => 2012-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 11840
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13693109
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/693109 | CHIP PACKAGE AND A METHOD FOR MANUFACTURING A CHIP PACKAGE | Dec 3, 2012 | Abandoned |
Array
(
[id] => 9367343
[patent_doc_number] => 20140077216
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-20
[patent_title] => 'POLY-SILICON TFT, POLY-SILICON ARRAY SUBSTRATE AND PREPARING METHOD THEREOF, DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/985336
[patent_app_country] => US
[patent_app_date] => 2012-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5526
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13985336
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/985336 | Poly-silicon TFT, poly-silicon array substrate and preparing method thereof, display device | Nov 15, 2012 | Issued |
Array
(
[id] => 9104727
[patent_doc_number] => 20130277858
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-24
[patent_title] => 'ELECTRICAL INTERCONNECTION STRUCTURE AND ELECTRICAL INTERCONNECTION METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/628620
[patent_app_country] => US
[patent_app_date] => 2012-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1719
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13628620
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/628620 | ELECTRICAL INTERCONNECTION STRUCTURE AND ELECTRICAL INTERCONNECTION METHOD | Sep 26, 2012 | Abandoned |
Array
(
[id] => 8753551
[patent_doc_number] => 20130087855
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-11
[patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND MANUFACTURING METHOD FOR SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/620986
[patent_app_country] => US
[patent_app_date] => 2012-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 15211
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13620986
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/620986 | Semiconductor integrated circuit device and manufacturing method for semiconductor integrated circuit device | Sep 14, 2012 | Issued |
Array
(
[id] => 8705490
[patent_doc_number] => 20130062779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-14
[patent_title] => 'BONDING CONTACT AREA ON A SEMICONDUCTOR SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 13/619429
[patent_app_country] => US
[patent_app_date] => 2012-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3052
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13619429
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/619429 | Bonding contact area on a semiconductor substrate | Sep 13, 2012 | Issued |
Array
(
[id] => 11214743
[patent_doc_number] => 09443783
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-13
[patent_title] => '3DIC stacking device and method of manufacture'
[patent_app_type] => utility
[patent_app_number] => 13/619877
[patent_app_country] => US
[patent_app_date] => 2012-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 7962
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13619877
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/619877 | 3DIC stacking device and method of manufacture | Sep 13, 2012 | Issued |
Array
(
[id] => 8717900
[patent_doc_number] => 20130069117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-21
[patent_title] => 'NITRIDE SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/619560
[patent_app_country] => US
[patent_app_date] => 2012-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 10122
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13619560
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/619560 | Nitride semiconductor device | Sep 13, 2012 | Issued |
Array
(
[id] => 9038184
[patent_doc_number] => 20130240822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-19
[patent_title] => 'NONVOLATILE MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/607464
[patent_app_country] => US
[patent_app_date] => 2012-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7574
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13607464
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/607464 | NONVOLATILE MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME | Sep 6, 2012 | Abandoned |
Array
(
[id] => 11599650
[patent_doc_number] => 09646827
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-09
[patent_title] => 'Method for smoothing surface of a substrate containing gallium and nitrogen'
[patent_app_type] => utility
[patent_app_number] => 13/593128
[patent_app_country] => US
[patent_app_date] => 2012-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 17
[patent_no_of_words] => 3583
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13593128
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/593128 | Method for smoothing surface of a substrate containing gallium and nitrogen | Aug 22, 2012 | Issued |
Array
(
[id] => 8989959
[patent_doc_number] => 20130217240
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-22
[patent_title] => 'FLOWABLE SILICON-CARBON-NITROGEN LAYERS FOR SEMICONDUCTOR PROCESSING'
[patent_app_type] => utility
[patent_app_number] => 13/590611
[patent_app_country] => US
[patent_app_date] => 2012-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7807
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13590611
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/590611 | FLOWABLE SILICON-CARBON-NITROGEN LAYERS FOR SEMICONDUCTOR PROCESSING | Aug 20, 2012 | Abandoned |
Array
(
[id] => 8989960
[patent_doc_number] => 20130217241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-22
[patent_title] => 'TREATMENTS FOR DECREASING ETCH RATES AFTER FLOWABLE DEPOSITION OF SILICON-CARBON-AND-NITROGEN-CONTAINING LAYERS'
[patent_app_type] => utility
[patent_app_number] => 13/590702
[patent_app_country] => US
[patent_app_date] => 2012-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9249
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13590702
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/590702 | TREATMENTS FOR DECREASING ETCH RATES AFTER FLOWABLE DEPOSITION OF SILICON-CARBON-AND-NITROGEN-CONTAINING LAYERS | Aug 20, 2012 | Abandoned |
Array
(
[id] => 8989958
[patent_doc_number] => 20130217239
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-22
[patent_title] => 'FLOWABLE SILICON-AND-CARBON-CONTAINING LAYERS FOR SEMICONDUCTOR PROCESSING'
[patent_app_type] => utility
[patent_app_number] => 13/589528
[patent_app_country] => US
[patent_app_date] => 2012-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8599
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13589528
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/589528 | FLOWABLE SILICON-AND-CARBON-CONTAINING LAYERS FOR SEMICONDUCTOR PROCESSING | Aug 19, 2012 | Abandoned |
Array
(
[id] => 8976781
[patent_doc_number] => 20130210211
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-15
[patent_title] => 'Vertical Cross-Point Memory Arrays'
[patent_app_type] => utility
[patent_app_number] => 13/586094
[patent_app_country] => US
[patent_app_date] => 2012-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 11962
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13586094
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/586094 | Vertical cross-point memory arrays | Aug 14, 2012 | Issued |
Array
(
[id] => 11698162
[patent_doc_number] => 09688060
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-27
[patent_title] => 'Method for producing a composite and a power semiconductor module'
[patent_app_type] => utility
[patent_app_number] => 13/571417
[patent_app_country] => US
[patent_app_date] => 2012-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 28
[patent_no_of_words] => 15272
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13571417
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/571417 | Method for producing a composite and a power semiconductor module | Aug 9, 2012 | Issued |
Array
(
[id] => 8963648
[patent_doc_number] => 20130203250
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-08
[patent_title] => 'SEMICONDUCTOR DEVICE MANUFACTURING METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/566515
[patent_app_country] => US
[patent_app_date] => 2012-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 8333
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13566515
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/566515 | Semiconductor device manufacturing method | Aug 2, 2012 | Issued |
Array
(
[id] => 11781810
[patent_doc_number] => 09391008
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-12
[patent_title] => 'Reconstituted wafer-level package DRAM'
[patent_app_type] => utility
[patent_app_number] => 13/563085
[patent_app_country] => US
[patent_app_date] => 2012-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 7627
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 323
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13563085
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/563085 | Reconstituted wafer-level package DRAM | Jul 30, 2012 | Issued |
Array
(
[id] => 9530651
[patent_doc_number] => 08754527
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-17
[patent_title] => 'Self aligned borderless contact'
[patent_app_type] => utility
[patent_app_number] => 13/562341
[patent_app_country] => US
[patent_app_date] => 2012-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 20
[patent_no_of_words] => 13404
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13562341
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/562341 | Self aligned borderless contact | Jul 30, 2012 | Issued |
Array
(
[id] => 8669005
[patent_doc_number] => 20130043543
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-21
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/563189
[patent_app_country] => US
[patent_app_date] => 2012-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5709
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13563189
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/563189 | Semiconductor memory device and method of manufacturing the same | Jul 30, 2012 | Issued |
Array
(
[id] => 9269225
[patent_doc_number] => 20140024142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-23
[patent_title] => 'SPECTRAL REFLECTOMETRY WINDOW HEATER'
[patent_app_type] => utility
[patent_app_number] => 13/553052
[patent_app_country] => US
[patent_app_date] => 2012-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3691
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13553052
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/553052 | Spectral reflectometry window heater | Jul 18, 2012 | Issued |