
Wasiul Haider
Examiner (ID: 14097, Phone: (571)272-1554 , Office: P/2819 )
| Most Active Art Unit | 2819 |
| Art Unit(s) | 2814, 2812, 2819 |
| Total Applications | 776 |
| Issued Applications | 673 |
| Pending Applications | 75 |
| Abandoned Applications | 49 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15169951
[patent_doc_number] => 10490479
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-11-26
[patent_title] => Packaging of semiconductor device with antenna and heat spreader
[patent_app_type] => utility
[patent_app_number] => 16/016656
[patent_app_country] => US
[patent_app_date] => 2018-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3250
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16016656
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/016656 | Packaging of semiconductor device with antenna and heat spreader | Jun 24, 2018 | Issued |
Array
(
[id] => 14603363
[patent_doc_number] => 10354876
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-07-16
[patent_title] => Semiconductor device and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 16/016647
[patent_app_country] => US
[patent_app_date] => 2018-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 7072
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16016647
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/016647 | Semiconductor device and method of forming the same | Jun 23, 2018 | Issued |
Array
(
[id] => 13996667
[patent_doc_number] => 20190067491
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => Vertical Rectifier with Added Intermediate Region
[patent_app_type] => utility
[patent_app_number] => 16/016510
[patent_app_country] => US
[patent_app_date] => 2018-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5511
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -33
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16016510
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/016510 | Vertical rectifier with added intermediate region | Jun 21, 2018 | Issued |
Array
(
[id] => 14827899
[patent_doc_number] => 10410964
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-10
[patent_title] => Methods of forming a semiconductor device comprising first and second nitride layers
[patent_app_type] => utility
[patent_app_number] => 16/006603
[patent_app_country] => US
[patent_app_date] => 2018-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 8338
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16006603
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/006603 | Methods of forming a semiconductor device comprising first and second nitride layers | Jun 11, 2018 | Issued |
Array
(
[id] => 15580829
[patent_doc_number] => 10580808
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-03
[patent_title] => Photodetection device and imaging device
[patent_app_type] => utility
[patent_app_number] => 16/006478
[patent_app_country] => US
[patent_app_date] => 2018-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 18
[patent_no_of_words] => 7716
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16006478
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/006478 | Photodetection device and imaging device | Jun 11, 2018 | Issued |
Array
(
[id] => 15218025
[patent_doc_number] => 20190371699
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/993615
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7533
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15993615
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/993615 | Semiconductor package and manufacturing method thereof | May 30, 2018 | Issued |
Array
(
[id] => 14079727
[patent_doc_number] => 20190088751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-21
[patent_title] => THIN FILM TRANSISTOR AND MANUFACTURING METHOD THEREFOR, ARRAY SUBSTRATE, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/993804
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8642
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15993804
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/993804 | THIN FILM TRANSISTOR AND MANUFACTURING METHOD THEREFOR, ARRAY SUBSTRATE, AND DISPLAY DEVICE | May 30, 2018 | Abandoned |
Array
(
[id] => 17366192
[patent_doc_number] => 11233225
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-25
[patent_title] => Organic light emitting diode display device
[patent_app_type] => utility
[patent_app_number] => 15/990201
[patent_app_country] => US
[patent_app_date] => 2018-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3952
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15990201
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/990201 | Organic light emitting diode display device | May 24, 2018 | Issued |
Array
(
[id] => 13996465
[patent_doc_number] => 20190067390
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => Array Substrate, Method for Manufacturing the Same and Display Device
[patent_app_type] => utility
[patent_app_number] => 15/989681
[patent_app_country] => US
[patent_app_date] => 2018-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4438
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15989681
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/989681 | Array substrate, method for manufacturing the same and display device | May 24, 2018 | Issued |
Array
(
[id] => 16264807
[patent_doc_number] => 10756255
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-25
[patent_title] => Semiconductor device with asymmetrical pinned magnets, and method of manufacture
[patent_app_type] => utility
[patent_app_number] => 15/982743
[patent_app_country] => US
[patent_app_date] => 2018-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 7634
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15982743
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/982743 | Semiconductor device with asymmetrical pinned magnets, and method of manufacture | May 16, 2018 | Issued |
Array
(
[id] => 16700004
[patent_doc_number] => 10950612
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => Three dimensional semiconductor memory with residual memory layer
[patent_app_type] => utility
[patent_app_number] => 15/981928
[patent_app_country] => US
[patent_app_date] => 2018-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 6717
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 237
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15981928
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/981928 | Three dimensional semiconductor memory with residual memory layer | May 16, 2018 | Issued |
Array
(
[id] => 15170277
[patent_doc_number] => 10490644
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-26
[patent_title] => Hybrid gate dielectrics for semiconductor power devices
[patent_app_type] => utility
[patent_app_number] => 15/982934
[patent_app_country] => US
[patent_app_date] => 2018-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 10067
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15982934
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/982934 | Hybrid gate dielectrics for semiconductor power devices | May 16, 2018 | Issued |
Array
(
[id] => 13571123
[patent_doc_number] => 20180337109
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-22
[patent_title] => INTEGRATED POWER SEMICONDUCTOR PACKAGING APPARATUS AND POWER CONVERTER
[patent_app_type] => utility
[patent_app_number] => 15/981975
[patent_app_country] => US
[patent_app_date] => 2018-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2992
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15981975
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/981975 | Integrated power semiconductor packaging apparatus and power converter | May 16, 2018 | Issued |
Array
(
[id] => 15154371
[patent_doc_number] => 20190355663
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE CONTAINING HYDROGEN DIFFUSION BLOCKING STRUCTURES AND METHOD OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/982215
[patent_app_country] => US
[patent_app_date] => 2018-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 36635
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15982215
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/982215 | Three-dimensional memory device containing hydrogen diffusion blocking structures and method of making the same | May 16, 2018 | Issued |
Array
(
[id] => 15154409
[patent_doc_number] => 20190355682
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => Integrated Circuit Structures And Methods Of Forming An Opening In A Material
[patent_app_type] => utility
[patent_app_number] => 15/981599
[patent_app_country] => US
[patent_app_date] => 2018-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5120
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15981599
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/981599 | Integrated circuit structures and methods of forming an opening in a material | May 15, 2018 | Issued |
Array
(
[id] => 16668647
[patent_doc_number] => 10937906
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-02
[patent_title] => Semiconductor device including fin structures and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/974227
[patent_app_country] => US
[patent_app_date] => 2018-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 6546
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15974227
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/974227 | Semiconductor device including fin structures and manufacturing method thereof | May 7, 2018 | Issued |
Array
(
[id] => 15045607
[patent_doc_number] => 20190333808
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => Semiconductor Device and Method
[patent_app_type] => utility
[patent_app_number] => 15/967497
[patent_app_country] => US
[patent_app_date] => 2018-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9542
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15967497
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/967497 | Semiconductor device and method | Apr 29, 2018 | Issued |
Array
(
[id] => 16433066
[patent_doc_number] => 10833165
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-10
[patent_title] => Asymmetric air spacer gate-controlled device with reduced parasitic capacitance
[patent_app_type] => utility
[patent_app_number] => 15/967540
[patent_app_country] => US
[patent_app_date] => 2018-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5420
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15967540
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/967540 | Asymmetric air spacer gate-controlled device with reduced parasitic capacitance | Apr 29, 2018 | Issued |
Array
(
[id] => 15030481
[patent_doc_number] => 20190326245
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-24
[patent_title] => FLIP CHIP INTEGRATED CIRCUIT PACKAGES WITH SPACERS
[patent_app_type] => utility
[patent_app_number] => 15/956534
[patent_app_country] => US
[patent_app_date] => 2018-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6544
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15956534
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/956534 | Flip chip integrated circuit packages with spacers | Apr 17, 2018 | Issued |
Array
(
[id] => 15000023
[patent_doc_number] => 20190318969
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-17
[patent_title] => MASKLESS EPITAXIAL GROWTH OF PHOSPHORUS-DOPED Si AND BORON-DOPED SiGe (Ge) FOR ADVANCED SOURCE/DRAIN CONTACT
[patent_app_type] => utility
[patent_app_number] => 15/954133
[patent_app_country] => US
[patent_app_date] => 2018-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6479
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15954133
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/954133 | Maskless epitaxial growth of phosphorus-doped Si and boron-doped SiGe (Ge) for advanced source/drain contact | Apr 15, 2018 | Issued |