William A Powell

Array ( [id] => 4234316 [patent_doc_number] => 06074950 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-13 [patent_title] => 'Alignment strategy for asymmetrical alignment marks' [patent_app_type] => 1 [patent_app_number] => 9/234976 [patent_app_country] => US [patent_app_date] => 1999-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1155 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/074/06074950.pdf [firstpage_image] =>[orig_patent_app_number] => 234976 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4189148 [patent_doc_number] => 06153533 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-28 [patent_title] => 'Method of using a compliant process cassette' [patent_app_type] => 1 [patent_app_number] => 9/235091 [patent_app_country] => US [patent_app_date] => 1999-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 28 [patent_no_of_words] => 4839 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/153/06153533.pdf [firstpage_image] =>[orig_patent_app_number] => 235091 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4238841 [patent_doc_number] => 06080681 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-27 [patent_title] => 'Method of forming wiring pattern' [patent_app_type] => 1 [patent_app_number] => 9/234576 [patent_app_country] => US [patent_app_date] => 1999-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 4169 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/080/06080681.pdf [firstpage_image] =>[orig_patent_app_number] => 234576 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4140073 [patent_doc_number] => 06063299 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-16 [patent_title] => 'Manufacture of a silicon waveguide structure' [patent_app_type] => 1 [patent_app_number] => 9/229424 [patent_app_country] => US [patent_app_date] => 1999-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 1758 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/063/06063299.pdf [firstpage_image] =>[orig_patent_app_number] => 229424 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3994430 [patent_doc_number] => 05985767 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Facet etch for improved step coverage of integrated circuit contacts' [patent_app_type] => 1 [patent_app_number] => 9/228725 [patent_app_country] => US [patent_app_date] => 1999-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 4635 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/985/05985767.pdf [firstpage_image] =>[orig_patent_app_number] => 228725 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4117414 [patent_doc_number] => 06071828 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-06 [patent_title] => 'Semiconductor device manufacturing method including plasma etching step' [patent_app_type] => 1 [patent_app_number] => 9/228565 [patent_app_country] => US [patent_app_date] => 1999-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 4008 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/071/06071828.pdf [firstpage_image] =>[orig_patent_app_number] => 228565 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4030233 [patent_doc_number] => 05994237 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-30 [patent_title] => 'Semiconductor processing methods of forming a contact opening to a semiconductor substrate' [patent_app_type] => 1 [patent_app_number] => 9/227391 [patent_app_country] => US [patent_app_date] => 1999-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2681 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/994/05994237.pdf [firstpage_image] =>[orig_patent_app_number] => 227391 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4237751 [patent_doc_number] => 06090715 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-18 [patent_title] => 'Masking process for forming self-aligned dual wells or self-aligned field-doping regions' [patent_app_type] => 1 [patent_app_number] => 9/223458 [patent_app_country] => US [patent_app_date] => 1998-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 6 [patent_no_of_words] => 1215 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/090/06090715.pdf [firstpage_image] =>[orig_patent_app_number] => 223458 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1318534 [patent_doc_number] => 06605538 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-08-12 [patent_title] => 'Methods for forming ferroelectric capacitors' [patent_app_type] => B2 [patent_app_number] => 09/221621 [patent_app_country] => US [patent_app_date] => 1998-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1153 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/605/06605538.pdf [firstpage_image] =>[orig_patent_app_number] => 09221621 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4155076 [patent_doc_number] => 06103634 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-15 [patent_title] => 'Removal of inorganic anti-reflective coating using fluorine etch process' [patent_app_type] => 1 [patent_app_number] => 9/215071 [patent_app_country] => US [patent_app_date] => 1998-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3949 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/103/06103634.pdf [firstpage_image] =>[orig_patent_app_number] => 215071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4071363 [patent_doc_number] => 06069089 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-30 [patent_title] => 'Defective semiconductor redistribution labeling system' [patent_app_type] => 1 [patent_app_number] => 9/216887 [patent_app_country] => US [patent_app_date] => 1998-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1979 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/069/06069089.pdf [firstpage_image] =>[orig_patent_app_number] => 216887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4309591 [patent_doc_number] => 06316276 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Apparatus and method of planarizing a semiconductor wafer that includes a first reflective substance and a second reflective substance' [patent_app_type] => 1 [patent_app_number] => 9/213803 [patent_app_country] => US [patent_app_date] => 1998-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 6622 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/316/06316276.pdf [firstpage_image] =>[orig_patent_app_number] => 213803 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4417636 [patent_doc_number] => 06194323 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-27 [patent_title] => 'Deep sub-micron metal etch with in-situ hard mask etch' [patent_app_type] => 1 [patent_app_number] => 9/212228 [patent_app_country] => US [patent_app_date] => 1998-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 9 [patent_no_of_words] => 3640 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/194/06194323.pdf [firstpage_image] =>[orig_patent_app_number] => 212228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4098231 [patent_doc_number] => 06048796 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-11 [patent_title] => 'Method of manufacturing multilevel metal interconnect' [patent_app_type] => 1 [patent_app_number] => 9/211891 [patent_app_country] => US [patent_app_date] => 1998-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 1984 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/048/06048796.pdf [firstpage_image] =>[orig_patent_app_number] => 211891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4125706 [patent_doc_number] => 06127281 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'Porous region removing method and semiconductor substrate manufacturing method' [patent_app_type] => 1 [patent_app_number] => 9/211559 [patent_app_country] => US [patent_app_date] => 1998-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 28 [patent_no_of_words] => 10886 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/127/06127281.pdf [firstpage_image] =>[orig_patent_app_number] => 211559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7065006 [patent_doc_number] => 20010044216 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-22 [patent_title] => 'POROUS REGION REMOVING METHOD AND SEMICONDUCTOR SUBSTRATE MANUFACTURING METHOD' [patent_app_type] => new [patent_app_number] => 09/211738 [patent_app_country] => US [patent_app_date] => 1998-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 13136 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0044/20010044216.pdf [firstpage_image] =>[orig_patent_app_number] => 09211738 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4114275 [patent_doc_number] => 06046112 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-04 [patent_title] => 'Chemical mechanical polishing slurry' [patent_app_type] => 1 [patent_app_number] => 9/211273 [patent_app_country] => US [patent_app_date] => 1998-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3018 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/046/06046112.pdf [firstpage_image] =>[orig_patent_app_number] => 211273 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4155034 [patent_doc_number] => 06103631 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-15 [patent_title] => 'Method of manufacturing semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/211112 [patent_app_country] => US [patent_app_date] => 1998-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 5394 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/103/06103631.pdf [firstpage_image] =>[orig_patent_app_number] => 211112 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4139752 [patent_doc_number] => 06060396 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-09 [patent_title] => 'Polishing agent used for polishing semiconductor silicon wafers and polishing method using the same' [patent_app_type] => 1 [patent_app_number] => 9/209483 [patent_app_country] => US [patent_app_date] => 1998-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2555 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/060/06060396.pdf [firstpage_image] =>[orig_patent_app_number] => 209483 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4406532 [patent_doc_number] => 06171973 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Process for etching the gate in MOS technology using a SiON-based hard mask' [patent_app_type] => 1 [patent_app_number] => 9/202717 [patent_app_country] => US [patent_app_date] => 1998-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 6 [patent_no_of_words] => 2323 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 17 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/171/06171973.pdf [firstpage_image] =>[orig_patent_app_number] => 202717 [rel_patent_id] =>[rel_patent_doc_number] =>)