William B. Partridge

Array ( [id] => 1345938 [patent_doc_number] => 06582991 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-24 [patent_title] => 'Semiconductor device and method for fabricating the same' [patent_app_type] => B1 [patent_app_number] => 09/886997 [patent_app_country] => US [patent_app_date] => 2001-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 51 [patent_no_of_words] => 20548 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/582/06582991.pdf [firstpage_image] =>[orig_patent_app_number] => 09886997 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1347252 [patent_doc_number] => 06579773 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-06-17 [patent_title] => 'Transistor device and fabrication method thereof' [patent_app_type] => B2 [patent_app_number] => 09/887037 [patent_app_country] => US [patent_app_date] => 2001-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2224 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/579/06579773.pdf [firstpage_image] =>[orig_patent_app_number] => 09887037 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6327625 [patent_doc_number] => 20020197882 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'TEMPERATURE SPIKE FOR UNIFORM NITRIDIZATION OF ULTRA-THIN SILICON DIOXIDE LAYERS IN TRANSISTOR GATES' [patent_app_type] => new [patent_app_number] => 09/885587 [patent_app_country] => US [patent_app_date] => 2001-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4002 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0197/20020197882.pdf [firstpage_image] =>[orig_patent_app_number] => 09885587 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7634784 [patent_doc_number] => 06656834 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-02 [patent_title] => 'Method of selectively alloying interconnect regions by deposition process' [patent_app_type] => B1 [patent_app_number] => 09/884027 [patent_app_country] => US [patent_app_date] => 2001-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3007 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 15 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/656/06656834.pdf [firstpage_image] =>[orig_patent_app_number] => 09884027 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7645703 [patent_doc_number] => 06472266 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-29 [patent_title] => 'Method to reduce bit line capacitance in cub drams' [patent_app_type] => B1 [patent_app_number] => 09/882427 [patent_app_country] => US [patent_app_date] => 2001-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 7234 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/472/06472266.pdf [firstpage_image] =>[orig_patent_app_number] => 09882427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6884944 [patent_doc_number] => 20010039106 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-08 [patent_title] => 'Process for producing an integrated semiconductor memory configuration' [patent_app_type] => new [patent_app_number] => 09/883011 [patent_app_country] => US [patent_app_date] => 2001-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5288 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0039/20010039106.pdf [firstpage_image] =>[orig_patent_app_number] => 09883011 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1380186 [patent_doc_number] => 06563192 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-13 [patent_title] => 'Semiconductor die with integral decoupling capacitor' [patent_app_type] => B1 [patent_app_number] => 09/882469 [patent_app_country] => US [patent_app_date] => 2001-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2866 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/563/06563192.pdf [firstpage_image] =>[orig_patent_app_number] => 09882469 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1503330 [patent_doc_number] => 06465276 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-10-15 [patent_title] => 'Power semiconductor package and method for making the same' [patent_app_type] => B2 [patent_app_number] => 09/879367 [patent_app_country] => US [patent_app_date] => 2001-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 1998 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/465/06465276.pdf [firstpage_image] =>[orig_patent_app_number] => 09879367 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1354062 [patent_doc_number] => 06576488 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-06-10 [patent_title] => 'Using electrophoresis to produce a conformally coated phosphor-converted light emitting semiconductor' [patent_app_type] => B2 [patent_app_number] => 09/879627 [patent_app_country] => US [patent_app_date] => 2001-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 24 [patent_no_of_words] => 4989 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/576/06576488.pdf [firstpage_image] =>[orig_patent_app_number] => 09879627 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7000635 [patent_doc_number] => 20010053592 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-20 [patent_title] => 'Method of manufacturing semiconductor device' [patent_app_type] => new [patent_app_number] => 09/876207 [patent_app_country] => US [patent_app_date] => 2001-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4295 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0053/20010053592.pdf [firstpage_image] =>[orig_patent_app_number] => 09876207 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1581238 [patent_doc_number] => 06423637 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-23 [patent_title] => 'Method of manufacturing copper wiring in a semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/875687 [patent_app_country] => US [patent_app_date] => 2001-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1588 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/423/06423637.pdf [firstpage_image] =>[orig_patent_app_number] => 09875687 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6408435 [patent_doc_number] => 20020182778 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-05 [patent_title] => 'Flexible package fabrication method' [patent_app_type] => new [patent_app_number] => 09/865417 [patent_app_country] => US [patent_app_date] => 2001-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2830 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0182/20020182778.pdf [firstpage_image] =>[orig_patent_app_number] => 09865417 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1155339 [patent_doc_number] => 06764875 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-20 [patent_title] => 'Method of and apparatus for sealing an hermetic lid to a semiconductor die' [patent_app_type] => B2 [patent_app_number] => 09/866266 [patent_app_country] => US [patent_app_date] => 2001-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 5250 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/764/06764875.pdf [firstpage_image] =>[orig_patent_app_number] => 09866266 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5968446 [patent_doc_number] => 20020090746 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-07-11 [patent_title] => 'Method and system for detecting metal contamination on a semiconductor wafer' [patent_app_type] => new [patent_app_number] => 09/854177 [patent_app_country] => US [patent_app_date] => 2001-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 12704 [patent_no_of_claims] => 240 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0090/20020090746.pdf [firstpage_image] =>[orig_patent_app_number] => 09854177 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5870665 [patent_doc_number] => 20020047184 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-04-25 [patent_title] => 'Electronic component having a semiconductor chip' [patent_app_type] => new [patent_app_number] => 09/850587 [patent_app_country] => US [patent_app_date] => 2001-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6534 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 21 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0047/20020047184.pdf [firstpage_image] =>[orig_patent_app_number] => 09850587 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1381791 [patent_doc_number] => 06551886 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-22 [patent_title] => 'Ultra-thin body SOI MOSFET and gate-last fabrication method' [patent_app_type] => B1 [patent_app_number] => 09/844637 [patent_app_country] => US [patent_app_date] => 2001-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2120 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/551/06551886.pdf [firstpage_image] =>[orig_patent_app_number] => 09844637 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1518939 [patent_doc_number] => 06501142 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-12-31 [patent_title] => 'Topographical electrostatic protection grid for sensors' [patent_app_type] => B2 [patent_app_number] => 09/843260 [patent_app_country] => US [patent_app_date] => 2001-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 5031 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/501/06501142.pdf [firstpage_image] =>[orig_patent_app_number] => 09843260 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1409957 [patent_doc_number] => 06528411 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-03-04 [patent_title] => 'Semiconductor device and method of its fabrication' [patent_app_type] => B2 [patent_app_number] => 09/829877 [patent_app_country] => US [patent_app_date] => 2001-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 32 [patent_no_of_words] => 16108 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/528/06528411.pdf [firstpage_image] =>[orig_patent_app_number] => 09829877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6539442 [patent_doc_number] => 20020137282 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-26 [patent_title] => 'Manufacturing method for isolation on non-volatile memory' [patent_app_type] => new [patent_app_number] => 09/812577 [patent_app_country] => US [patent_app_date] => 2001-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3707 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 460 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0137/20020137282.pdf [firstpage_image] =>[orig_patent_app_number] => 09812577 [rel_patent_id] =>[rel_patent_doc_number] =>)